Skip to content

Commit a8f52b6

Browse files
committed
Remove dead code
1 parent 59e648e commit a8f52b6

File tree

1 file changed

+1
-16
lines changed

1 file changed

+1
-16
lines changed

llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp

Lines changed: 1 addition & 16 deletions
Original file line numberDiff line numberDiff line change
@@ -5367,23 +5367,8 @@ SDValue AMDGPUTargetLowering::performFNegCombine(SDNode *N,
53675367
}
53685368
case ISD::SELECT: {
53695369
// fneg (select c, a, b) -> select c, (fneg a), (fneg b)
5370-
// This combine became necessary recently to prevent a regression in
5371-
// fneg-modifier-casting.ll caused by this patch legalising v2i32 xor.
5372-
// Specifically, additional instructions were added to the final codegen.
5373-
// When adding this combine a case was added to performFNEGCombine to
5374-
// prevent this combine from being undone under certain conditions.
53755370
// TODO: Invert conditions of foldFreeOpFromSelect
5376-
SDValue Cond = N0.getOperand(0);
5377-
SDValue LHS = N0.getOperand(1);
5378-
SDValue RHS = N0.getOperand(2);
5379-
EVT VT = LHS.getValueType();
5380-
if (VT != MVT::i32)
5381-
return SDValue();
5382-
5383-
SDValue LFNeg = DAG.getNode(ISD::FNEG, SL, VT, LHS);
5384-
SDValue RFNeg = DAG.getNode(ISD::FNEG, SL, VT, RHS);
5385-
SDValue Op = DAG.getNode(Opc, SL, VT, Cond, LFNeg, RFNeg);
5386-
return Op;
5371+
return SDValue();
53875372
}
53885373
case ISD::BITCAST: {
53895374
SDLoc SL(N);

0 commit comments

Comments
 (0)