Skip to content

Commit a911e84

Browse files
committed
[Fix] code review.
1 parent 11a2cd6 commit a911e84

File tree

2 files changed

+2
-2
lines changed

2 files changed

+2
-2
lines changed

llvm/lib/Target/RISCV/RISCVInstrInfo.td

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -2381,7 +2381,7 @@ include "RISCVInstrInfoXqccmp.td"
23812381
include "RISCVInstrInfoXMips.td"
23822382
include "RISCVInstrInfoXRivos.td"
23832383
include "RISCVInstrInfoXAndes.td"
2384-
include "RISCVInstrInfoXSMTVDot.td"
2384+
include "RISCVInstrInfoXSpacemiT.td"
23852385

23862386
//===----------------------------------------------------------------------===//
23872387
// Global ISel

llvm/lib/Target/RISCV/RISCVInstrInfoXSMTVDot.td renamed to llvm/lib/Target/RISCV/RISCVInstrInfoXSpacemiT.td

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -102,7 +102,7 @@ class RVInstSMTVDotSlide<SMTVEncoding2 funct2, SMTVEncoding2 sign, string opcode
102102

103103
let DecoderNamespace = "XSMT" in {
104104

105-
let Predicates = [HasVendorXSMTVDot] in {
105+
let Predicates = [HasVendorXSMTVDot], ElementsDependOn = EltDepsVLMask in {
106106
// Base vector dot product (no slide) instructions
107107
// NOTE: Destination registers (vd) MUST be even-numbered (v0, v2, ..., v30)
108108
// due to hardware alignment constraints. Using odd registers may cause undefined behavior.

0 commit comments

Comments
 (0)