Whitespace

Signed-off-by: Mikhail R. Gadelha <[email protected]>

Author: mikhailramalho

llvm/test/CodeGen/RISCV/O0-pipeline.ll

@@ -62,10 +62,10 @@
 ; CHECK-NEXT:       Insert fentry calls
 ; CHECK-NEXT:       Insert XRay ops
 ; CHECK-NEXT:       Implement the 'patchable-function' attribute
-; CHECK-NEXT:       MachineDominator Tree Construction 
-; CHECK-NEXT:       Machine Natural Loop Construction 
-; CHECK-NEXT:       Machine Block Frequency Analysis 
-; CHECK-NEXT:       Control Flow Optimizer 
+; CHECK-NEXT:       MachineDominator Tree Construction
+; CHECK-NEXT:       Machine Natural Loop Construction
+; CHECK-NEXT:       Machine Block Frequency Analysis
+; CHECK-NEXT:       Control Flow Optimizer
 ; CHECK-NEXT:       Branch relaxation pass
 ; CHECK-NEXT:       RISC-V Make Compressible
 ; CHECK-NEXT:       Contiguously Lay Out Funclets

llvm/test/CodeGen/RISCV/O3-pipeline.ll

@@ -195,10 +195,10 @@
 ; CHECK-NEXT:       Implement the 'patchable-function' attribute
 ; CHECK-NEXT:       Machine Copy Propagation Pass
 ; CHECK-NEXT:       RISC-V Late Branch Optimisation Pass
-; CHECK-NEXT:       MachineDominator Tree Construction 
-; CHECK-NEXT:       Machine Natural Loop Construction 
-; CHECK-NEXT:       Machine Block Frequency Analysis 
-; CHECK-NEXT:       Control Flow Optimizer 
+; CHECK-NEXT:       MachineDominator Tree Construction
+; CHECK-NEXT:       Machine Natural Loop Construction
+; CHECK-NEXT:       Machine Block Frequency Analysis
+; CHECK-NEXT:       Control Flow Optimizer
 ; CHECK-NEXT:       Branch relaxation pass
 ; CHECK-NEXT:       RISC-V Make Compressible
 ; CHECK-NEXT:       Contiguously Lay Out Funclets