Skip to content

Commit ae5084a

Browse files
committed
[AArch64] Remove wrong processor feature
`fmov dX, dY` is not a preferred instruction. Previously introduced by: #144152
1 parent 957ae8a commit ae5084a

File tree

2 files changed

+0
-44
lines changed

2 files changed

+0
-44
lines changed

llvm/lib/Target/AArch64/AArch64Processors.td

Lines changed: 0 additions & 10 deletions
Original file line numberDiff line numberDiff line change
@@ -318,7 +318,6 @@ def TuneAppleA7 : SubtargetFeature<"apple-a7", "ARMProcFamily", "AppleA7",
318318
FeatureFuseAES, FeatureFuseCryptoEOR,
319319
FeatureStorePairSuppress,
320320
FeatureZCRegMoveGPR64,
321-
FeatureZCRegMoveFPR64,
322321
FeatureZCZeroing,
323322
FeatureZCZeroingFPWorkaround]>;
324323

@@ -332,7 +331,6 @@ def TuneAppleA10 : SubtargetFeature<"apple-a10", "ARMProcFamily", "AppleA10",
332331
FeatureFuseCryptoEOR,
333332
FeatureStorePairSuppress,
334333
FeatureZCRegMoveGPR64,
335-
FeatureZCRegMoveFPR64,
336334
FeatureZCZeroing]>;
337335

338336
def TuneAppleA11 : SubtargetFeature<"apple-a11", "ARMProcFamily", "AppleA11",
@@ -345,7 +343,6 @@ def TuneAppleA11 : SubtargetFeature<"apple-a11", "ARMProcFamily", "AppleA11",
345343
FeatureFuseCryptoEOR,
346344
FeatureStorePairSuppress,
347345
FeatureZCRegMoveGPR64,
348-
FeatureZCRegMoveFPR64,
349346
FeatureZCZeroing]>;
350347

351348
def TuneAppleA12 : SubtargetFeature<"apple-a12", "ARMProcFamily", "AppleA12",
@@ -358,7 +355,6 @@ def TuneAppleA12 : SubtargetFeature<"apple-a12", "ARMProcFamily", "AppleA12",
358355
FeatureFuseCryptoEOR,
359356
FeatureStorePairSuppress,
360357
FeatureZCRegMoveGPR64,
361-
FeatureZCRegMoveFPR64,
362358
FeatureZCZeroing]>;
363359

364360
def TuneAppleA13 : SubtargetFeature<"apple-a13", "ARMProcFamily", "AppleA13",
@@ -371,7 +367,6 @@ def TuneAppleA13 : SubtargetFeature<"apple-a13", "ARMProcFamily", "AppleA13",
371367
FeatureFuseCryptoEOR,
372368
FeatureStorePairSuppress,
373369
FeatureZCRegMoveGPR64,
374-
FeatureZCRegMoveFPR64,
375370
FeatureZCZeroing]>;
376371

377372
def TuneAppleA14 : SubtargetFeature<"apple-a14", "ARMProcFamily", "AppleA14",
@@ -389,7 +384,6 @@ def TuneAppleA14 : SubtargetFeature<"apple-a14", "ARMProcFamily", "AppleA14",
389384
FeatureFuseLiterals,
390385
FeatureStorePairSuppress,
391386
FeatureZCRegMoveGPR64,
392-
FeatureZCRegMoveFPR64,
393387
FeatureZCZeroing]>;
394388

395389
def TuneAppleA15 : SubtargetFeature<"apple-a15", "ARMProcFamily", "AppleA15",
@@ -407,7 +401,6 @@ def TuneAppleA15 : SubtargetFeature<"apple-a15", "ARMProcFamily", "AppleA15",
407401
FeatureFuseLiterals,
408402
FeatureStorePairSuppress,
409403
FeatureZCRegMoveGPR64,
410-
FeatureZCRegMoveFPR64,
411404
FeatureZCZeroing]>;
412405

413406
def TuneAppleA16 : SubtargetFeature<"apple-a16", "ARMProcFamily", "AppleA16",
@@ -425,7 +418,6 @@ def TuneAppleA16 : SubtargetFeature<"apple-a16", "ARMProcFamily", "AppleA16",
425418
FeatureFuseLiterals,
426419
FeatureStorePairSuppress,
427420
FeatureZCRegMoveGPR64,
428-
FeatureZCRegMoveFPR64,
429421
FeatureZCZeroing]>;
430422

431423
def TuneAppleA17 : SubtargetFeature<"apple-a17", "ARMProcFamily", "AppleA17",
@@ -443,7 +435,6 @@ def TuneAppleA17 : SubtargetFeature<"apple-a17", "ARMProcFamily", "AppleA17",
443435
FeatureFuseLiterals,
444436
FeatureStorePairSuppress,
445437
FeatureZCRegMoveGPR64,
446-
FeatureZCRegMoveFPR64,
447438
FeatureZCZeroing]>;
448439

449440
def TuneAppleM4 : SubtargetFeature<"apple-m4", "ARMProcFamily", "AppleM4",
@@ -460,7 +451,6 @@ def TuneAppleM4 : SubtargetFeature<"apple-m4", "ARMProcFamily", "AppleM4",
460451
FeatureFuseCryptoEOR,
461452
FeatureFuseLiterals,
462453
FeatureZCRegMoveGPR64,
463-
FeatureZCRegMoveFPR64,
464454
FeatureZCZeroing
465455
]>;
466456

llvm/test/CodeGen/AArch64/arm64-zero-cycle-regmov-fpr.ll

Lines changed: 0 additions & 34 deletions
Original file line numberDiff line numberDiff line change
@@ -1,7 +1,5 @@
11
; RUN: llc < %s -mtriple=arm64-linux-gnu | FileCheck %s -check-prefixes=NOTCPU-LINUX --match-full-lines
22
; RUN: llc < %s -mtriple=arm64-apple-macosx -mcpu=generic | FileCheck %s -check-prefixes=NOTCPU-APPLE --match-full-lines
3-
; RUN: llc < %s -mtriple=arm64-apple-macosx -mcpu=apple-m1 | FileCheck %s -check-prefixes=CPU --match-full-lines
4-
; RUN: llc < %s -mtriple=arm64-apple-macosx -mcpu=apple-m1 -mattr=-zcm-fpr64 | FileCheck %s -check-prefixes=NOTATTR --match-full-lines
53
; RUN: llc < %s -mtriple=arm64-apple-macosx -mattr=+zcm-fpr64 | FileCheck %s -check-prefixes=ATTR --match-full-lines
64

75
define void @zero_cycle_regmov_FPR32(float %a, float %b, float %c, float %d) {
@@ -23,22 +21,6 @@ entry:
2321
; NOTCPU-APPLE: fmov s0, [[REG1]]
2422
; NOTCPU-APPLE: fmov s1, [[REG2]]
2523

26-
; CPU: fmov [[REG2:d[0-9]+]], d3
27-
; CPU: fmov [[REG1:d[0-9]+]], d2
28-
; CPU: fmov d0, d2
29-
; CPU: fmov d1, d3
30-
; CPU-NEXT: bl {{_?foo_float}}
31-
; CPU: fmov d0, [[REG1]]
32-
; CPU: fmov d1, [[REG2]]
33-
34-
; NOTATTR: fmov [[REG2:s[0-9]+]], s3
35-
; NOTATTR: fmov [[REG1:s[0-9]+]], s2
36-
; NOTATTR: fmov s0, s2
37-
; NOTATTR: fmov s1, s3
38-
; NOTATTR-NEXT: bl {{_?foo_float}}
39-
; NOTATTR: fmov s0, [[REG1]]
40-
; NOTATTR: fmov s1, [[REG2]]
41-
4224
; ATTR: fmov d0, d2
4325
; ATTR: fmov d1, d3
4426
; ATTR: fmov [[REG2:d[0-9]+]], d3
@@ -72,22 +54,6 @@ entry:
7254
; NOTCPU-APPLE: fmov s0, [[REG1]]
7355
; NOTCPU-APPLE: fmov s1, [[REG2]]
7456

75-
; CPU: fmov [[REG2:d[0-9]+]], d3
76-
; CPU: fmov [[REG1:d[0-9]+]], d2
77-
; CPU: fmov d0, d2
78-
; CPU: fmov d1, d3
79-
; CPU-NEXT: bl {{_?foo_half}}
80-
; CPU: fmov d0, [[REG1]]
81-
; CPU: fmov d1, [[REG2]]
82-
83-
; NOTATTR: fmov [[REG2:s[0-9]+]], s3
84-
; NOTATTR: fmov [[REG1:s[0-9]+]], s2
85-
; NOTATTR: fmov s0, s2
86-
; NOTATTR: fmov s1, s3
87-
; NOTATTR-NEXT: bl {{_?foo_half}}
88-
; NOTATTR: fmov s0, [[REG1]]
89-
; NOTATTR: fmov s1, [[REG2]]
90-
9157
; ATTR: fmov d0, d2
9258
; ATTR: fmov d1, d3
9359
; ATTR: fmov [[REG2:d[0-9]+]], d3

0 commit comments

Comments
 (0)