We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent d9ede80 commit aed5258Copy full SHA for aed5258
lldb/test/API/riscv/step/main.c
@@ -1,7 +1,7 @@
1
void __attribute__((naked)) cas(int *a, int *b) {
2
// This atomic sequence implements a copy-and-swap function. This test should
3
- // at the first instruction, and after step instruction, we should stop at the
4
- // end of the sequence (on the ret instruction).
+ // stop at the first instruction, and after step instruction, we should stop
+ // at the end of the sequence (on the ret instruction).
5
asm volatile("1:\n\t"
6
"lr.w a2, (a0)\n\t"
7
"and a5, a2, a4\n\t"
0 commit comments