|
6 | 6 |
|
7 | 7 | // CHECK-64: {{.*}} call { i32, i32, i32, i32 } asm " xchgq %rbx,${1:q}\0A cpuid\0A xchgq %rbx,${1:q}", "={ax},=r,={cx},={dx},0,~{dirflag},~{fpsr},~{flags}"(i32 %{{[a-z0-9]+}})
|
8 | 8 | // CHECK-64: {{.*}} call { i32, i32, i32, i32 } asm " xchgq %rbx,${1:q}\0A cpuid\0A xchgq %rbx,${1:q}", "={ax},=r,={cx},={dx},0,2,~{dirflag},~{fpsr},~{flags}"(i32 %{{[a-z0-9]+}}, i32 %{{[a-z0-9]+}})
|
9 |
| -// CHECK-64: {{.*}} call { i32, i32, i32, i32 } asm " xchgq %rbx,${1:q}\0A cpuid\0A xchgq %rbx,${1:q}", "={ax},=r,={cx},={dx},0,2,~{dirflag},~{fpsr},~{flags}"(i32 %{{[a-z0-9]+}}, i32 %{{[a-z0-9]+}}) |
10 | 9 |
|
11 | 10 | // CHECK-32: {{.*}} call { i32, i32, i32, i32 } asm "cpuid", "={ax},={bx},={cx},={dx},0,~{dirflag},~{fpsr},~{flags}"(i32 %{{[a-z0-9]+}})
|
12 | 11 | // CHECK-32: {{.*}} call { i32, i32, i32, i32 } asm "cpuid", "={ax},={bx},={cx},={dx},0,2,~{dirflag},~{fpsr},~{flags}"(i32 %{{[a-z0-9]+}}, i32 %{{[a-z0-9]+}})
|
13 |
| -// CHECK-32: {{.*}} call { i32, i32, i32, i32 } asm "cpuid", "={ax},={bx},={cx},={dx},0,2,~{dirflag},~{fpsr},~{flags}"(i32 %{{[a-z0-9]+}}, i32 %{{[a-z0-9]+}}) |
14 | 12 |
|
15 | 13 | unsigned eax0, ebx0, ecx0, edx0;
|
16 | 14 | unsigned eax1, ebx1, ecx1, edx1;
|
17 | 15 |
|
18 |
| -int cpuid_info[4]; |
19 |
| - |
20 | 16 | void test_cpuid(unsigned level, unsigned count) {
|
21 | 17 | __cpuid(level, eax1, ebx1, ecx1, edx1);
|
22 | 18 | __cpuid_count(level, count, eax0, ebx0, ecx0, edx0);
|
23 |
| - __cpuidex(cpuid_info, level, count); |
24 | 19 | }
|
0 commit comments