Skip to content

Commit af76305

Browse files
committed
Remove stray whitespace change
1 parent 9f4fc5a commit af76305

File tree

1 file changed

+1
-0
lines changed

1 file changed

+1
-0
lines changed

llvm/lib/Target/RISCV/RISCVISelLowering.cpp

Lines changed: 1 addition & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -5573,6 +5573,7 @@ static SDValue lowerVECTOR_SHUFFLE(SDValue Op, SelectionDAG &DAG,
55735573
const int Lane = SVN->getSplatIndex();
55745574
if (Lane >= 0) {
55755575
MVT SVT = VT.getVectorElementType();
5576+
55765577
// Turn splatted vector load into a strided load with an X0 stride.
55775578
SDValue V = V1;
55785579
// Peek through CONCAT_VECTORS as VectorCombine can concat a vector

0 commit comments

Comments
 (0)