Skip to content

Commit b00a6ac

Browse files
committed
clang-format
1 parent d757cc5 commit b00a6ac

File tree

1 file changed

+5
-4
lines changed

1 file changed

+5
-4
lines changed

llvm/lib/Target/RISCV/RISCVISelLowering.cpp

Lines changed: 5 additions & 4 deletions
Original file line numberDiff line numberDiff line change
@@ -9131,13 +9131,14 @@ static SDValue lowerSelectToBinOp(SDNode *N, SelectionDAG &DAG,
91319131
return DAG.getNode(ISD::OR, DL, VT, Neg, DAG.getFreeze(TrueV));
91329132
}
91339133

9134-
const bool HasCZero = VT.isScalarInteger() &&
9135-
(Subtarget.hasStdExtZicond() || Subtarget.hasVendorXVentanaCondOps());
9134+
const bool HasCZero =
9135+
VT.isScalarInteger() &&
9136+
(Subtarget.hasStdExtZicond() || Subtarget.hasVendorXVentanaCondOps());
91369137

91379138
// (select c, 0, y) -> (c-1) & y
91389139
if (isNullConstant(TrueV) && (!HasCZero || isSimm12Constant(FalseV))) {
9139-
SDValue Neg = DAG.getNode(ISD::ADD, DL, VT, CondV,
9140-
DAG.getAllOnesConstant(DL, VT));
9140+
SDValue Neg =
9141+
DAG.getNode(ISD::ADD, DL, VT, CondV, DAG.getAllOnesConstant(DL, VT));
91419142
return DAG.getNode(ISD::AND, DL, VT, Neg, DAG.getFreeze(FalseV));
91429143
}
91439144
// (select c, y, 0) -> -c & y

0 commit comments

Comments
 (0)