Skip to content

Commit b0954df

Browse files
committed
CodeGenRegBank to RegClassByHwMode
1 parent 1420510 commit b0954df

File tree

3 files changed

+6
-6
lines changed

3 files changed

+6
-6
lines changed

llvm/utils/TableGen/Common/CodeGenDAGPatterns.cpp

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -1794,7 +1794,7 @@ bool llvm::operator<(const SDTypeConstraint &LHS, const SDTypeConstraint &RHS) {
17941794
static TypeSetByHwMode getTypeForRegClassByHwMode(const CodeGenTarget &T,
17951795
const Record *R) {
17961796
TypeSetByHwMode TypeSet;
1797-
RegClassByHwMode Helper(R, T.getHwModes(), T);
1797+
RegClassByHwMode Helper(R, T.getHwModes(), T.getRegBank());
17981798

17991799
for (auto [ModeID, RegClass] : Helper) {
18001800
ArrayRef<ValueTypeByHwMode> RegClassVTs = RegClass->getValueTypes();

llvm/utils/TableGen/Common/InfoByHwMode.cpp

Lines changed: 3 additions & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -188,14 +188,14 @@ void RegSizeInfoByHwMode::writeToStream(raw_ostream &OS) const {
188188
}
189189

190190
RegClassByHwMode::RegClassByHwMode(const Record *R, const CodeGenHwModes &CGH,
191-
const CodeGenTarget &Target) {
191+
const CodeGenRegBank &RegBank) {
192192
const HwModeSelect &MS = CGH.getHwModeSelect(R);
193193

194194
for (const HwModeSelect::PairType &P : MS.Items) {
195195
assert(P.second && P.second->isSubClassOf("RegisterClass") &&
196196
"Register class must subclass RegisterClass");
197-
const CodeGenRegisterClass &RegClass = Target.getRegisterClass(P.second);
198-
if (!Map.try_emplace(P.first, &RegClass).second)
197+
const CodeGenRegisterClass *RegClass = RegBank.getRegClass(P.second);
198+
if (!Map.try_emplace(P.first, RegClass).second)
199199
llvm_unreachable("duplicate entry");
200200
}
201201
}

llvm/utils/TableGen/Common/InfoByHwMode.h

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -28,8 +28,8 @@
2828

2929
namespace llvm {
3030

31+
class CodeGenRegBank;
3132
class CodeGenRegisterClass;
32-
class CodeGenTarget;
3333
class Record;
3434
class raw_ostream;
3535

@@ -249,7 +249,7 @@ struct EncodingInfoByHwMode : public InfoByHwMode<const Record *> {
249249
struct RegClassByHwMode : public InfoByHwMode<const CodeGenRegisterClass *> {
250250
public:
251251
RegClassByHwMode(const Record *R, const CodeGenHwModes &CGH,
252-
const CodeGenTarget &Target);
252+
const CodeGenRegBank &RegBank);
253253
RegClassByHwMode() = default;
254254
};
255255

0 commit comments

Comments
 (0)