We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent dc30321 commit b11b842Copy full SHA for b11b842
llvm/test/CodeGen/RISCV/float-imm.ll
@@ -8,7 +8,6 @@
8
; RUN: llc -mtriple=riscv64 -mattr=+zfinx -verify-machineinstrs < %s \
9
; RUN: -target-abi=lp64 | FileCheck --check-prefixes=CHECKZFINX,RV64ZFINX %s
10
11
-; TODO: constant pool shouldn't be necessary for RV64IF.
12
define float @float_imm() nounwind {
13
; CHECK-LABEL: float_imm:
14
; CHECK: # %bb.0:
llvm/test/CodeGen/RISCV/half-imm.ll
@@ -20,7 +20,6 @@
20
; RUN: -target-abi lp64 < %s \
21
; RUN: | FileCheck -check-prefixes=CHECKIZHINXMIN,RV64IZHINXMIN %s
22
23
-; TODO: constant pool shouldn't be necessary for RV32IZfh and RV64IZfh
24
define half @half_imm() nounwind {
25
; CHECK-LABEL: half_imm:
26
0 commit comments