Skip to content

Commit b1b98bd

Browse files
chore: Format files
1 parent 11e06ea commit b1b98bd

File tree

2 files changed

+8
-6
lines changed

2 files changed

+8
-6
lines changed

clang/include/clang/Basic/BuiltinsX86.td

Lines changed: 2 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -341,7 +341,8 @@ let Features = "sse4.1", Attributes = [NoThrow, Const, RequiredVectorWidth<128>]
341341

342342
let Features = "sse4.1",
343343
Attributes = [NoThrow, Const, Constexpr, RequiredVectorWidth<128>] in {
344-
def insertps128 : X86Builtin<"_Vector<4, float>(_Vector<4, float>, _Vector<4, float>, _Constant char)">;
344+
def insertps128 : X86Builtin<"_Vector<4, float>(_Vector<4, float>, "
345+
"_Vector<4, float>, _Constant char)">;
345346
def ptestz128
346347
: X86Builtin<"int(_Vector<2, long long int>, _Vector<2, long long int>)">;
347348
def ptestc128

clang/lib/AST/ByteCode/InterpBuiltin.cpp

Lines changed: 6 additions & 5 deletions
Original file line numberDiff line numberDiff line change
@@ -3428,7 +3428,7 @@ static bool interp__builtin_ia32_shuffle_generic(
34283428

34293429
for (unsigned DstIdx = 0; DstIdx != NumElems; ++DstIdx) {
34303430
auto [SrcVecIdx, SrcIdx] = GetSourceIndex(DstIdx, ShuffleMask);
3431-
3431+
34323432
if (SrcIdx < 0) {
34333433
// Zero out this element
34343434
if (ElemT == PT_Float) {
@@ -4393,7 +4393,8 @@ bool InterpretBuiltin(InterpState &S, CodePtr OpPC, const CallExpr *Call,
43934393
unsigned SrcIdx = ElemInLane >= NumSelectableElems ? 1 : 0;
43944394
unsigned BitIndex = (DstIdx * BitsPerElem) % MaskBits;
43954395
unsigned Index = (ShuffleMask >> BitIndex) & IndexMask;
4396-
return std::pair<unsigned, int>{SrcIdx, static_cast<int>(LaneOffset + Index)};
4396+
return std::pair<unsigned, int>{SrcIdx,
4397+
static_cast<int>(LaneOffset + Index)};
43974398
});
43984399
case X86::BI__builtin_ia32_shufpd:
43994400
case X86::BI__builtin_ia32_shufpd256:
@@ -4411,12 +4412,12 @@ bool InterpretBuiltin(InterpState &S, CodePtr OpPC, const CallExpr *Call,
44114412
unsigned SrcIdx = ElemInLane >= NumSelectableElems ? 1 : 0;
44124413
unsigned BitIndex = (DstIdx * BitsPerElem) % MaskBits;
44134414
unsigned Index = (ShuffleMask >> BitIndex) & IndexMask;
4414-
return std::pair<unsigned, int>{SrcIdx, static_cast<int>(LaneOffset + Index)};
4415+
return std::pair<unsigned, int>{SrcIdx,
4416+
static_cast<int>(LaneOffset + Index)};
44154417
});
44164418
case X86::BI__builtin_ia32_insertps128:
44174419
return interp__builtin_ia32_shuffle_generic(
4418-
S, OpPC, Call,
4419-
[](unsigned DstIdx, unsigned Mask) {
4420+
S, OpPC, Call, [](unsigned DstIdx, unsigned Mask) {
44204421
// Bits [3:0]: zero mask - if bit is set, zero this element
44214422
if ((Mask & (1 << DstIdx)) != 0) {
44224423
return std::pair<unsigned, int>{0, -1};

0 commit comments

Comments
 (0)