Skip to content

Commit b243fbc

Browse files
committed
[RISCV] Rename function for consistency
1 parent 63f902d commit b243fbc

File tree

1 file changed

+5
-4
lines changed

1 file changed

+5
-4
lines changed

llvm/lib/Target/RISCV/RISCVISelLowering.cpp

Lines changed: 5 additions & 4 deletions
Original file line numberDiff line numberDiff line change
@@ -17341,8 +17341,9 @@ static SDValue combineScalarCTPOPToVCPOP(SDNode *N, SelectionDAG &DAG,
1734117341
return DAG.getZExtOrTrunc(Pop, DL, VT);
1734217342
}
1734317343

17344-
static SDValue combineSHL(SDNode *N, TargetLowering::DAGCombinerInfo &DCI,
17345-
const RISCVSubtarget &Subtarget) {
17344+
static SDValue performSHLCombine(SDNode *N,
17345+
TargetLowering::DAGCombinerInfo &DCI,
17346+
const RISCVSubtarget &Subtarget) {
1734617347
// (shl (zext x), y) -> (vwsll x, y)
1734717348
if (SDValue V = combineOp_VLToVWOp_VL(N, DCI, Subtarget))
1734817349
return V;
@@ -18049,7 +18050,7 @@ SDValue RISCVTargetLowering::PerformDAGCombine(SDNode *N,
1804918050
break;
1805018051
}
1805118052
case RISCVISD::SHL_VL:
18052-
if (SDValue V = combineSHL(N, DCI, Subtarget))
18053+
if (SDValue V = performSHLCombine(N, DCI, Subtarget))
1805318054
return V;
1805418055
[[fallthrough]];
1805518056
case RISCVISD::SRA_VL:
@@ -18074,7 +18075,7 @@ SDValue RISCVTargetLowering::PerformDAGCombine(SDNode *N,
1807418075
case ISD::SRL:
1807518076
case ISD::SHL: {
1807618077
if (N->getOpcode() == ISD::SHL) {
18077-
if (SDValue V = combineSHL(N, DCI, Subtarget))
18078+
if (SDValue V = performSHLCombine(N, DCI, Subtarget))
1807818079
return V;
1807918080
}
1808018081
SDValue ShAmt = N->getOperand(1);

0 commit comments

Comments
 (0)