We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent d7f6301 commit b63a188Copy full SHA for b63a188
llvm/lib/Target/RISCV/RISCVInsertVSETVLI.cpp
@@ -838,16 +838,23 @@ class VSETVLIInfo {
838
/// @{
839
void print(raw_ostream &OS) const {
840
OS << "{";
841
- if (!isValid())
+ switch (State) {
842
+ case Uninitialized:
843
OS << "Uninitialized";
- if (isUnknown())
844
+ break;
845
+ case Unknown:
846
OS << "unknown";
- if (hasAVLReg())
847
848
+ case AVLIsReg:
849
OS << "AVLReg=" << llvm::printReg(getAVLReg());
- if (hasAVLImm())
850
851
+ case AVLIsImm:
852
OS << "AVLImm=" << (unsigned)AVLImm;
- if (hasAVLVLMAX())
853
854
+ case AVLIsVLMAX:
855
OS << "AVLVLMAX";
856
857
+ }
858
OS << ", ";
859
860
unsigned LMul;
0 commit comments