@@ -924,18 +924,19 @@ SDValue DAGTypeLegalizer::LowerBitcast(SDNode *Node) const {
924924 Node->getOperand (0 ), DAG.getIntPtrConstant (0 , DL));
925925 SDValue Vec1 = DAG.getNode (ISD::EXTRACT_VECTOR_ELT, DL, MVT::i8 ,
926926 Node->getOperand (0 ), DAG.getIntPtrConstant (1 , DL));
927-
927+
928928 SDValue Extend0 = DAG.getNode (ISD::ZERO_EXTEND, DL, MVT::i16 , Vec0);
929929 SDValue Extend1 = DAG.getNode (ISD::ZERO_EXTEND, DL, MVT::i16 , Vec1);
930-
931- EVT ShiftAmtTy = TLI.getShiftAmountTy (Extend1.getValueType (), DAG.getDataLayout ());
930+
931+ EVT ShiftAmtTy =
932+ TLI.getShiftAmountTy (Extend1.getValueType (), DAG.getDataLayout ());
932933 SDValue ShiftConst = DAG.getShiftAmountConstant (8 , ShiftAmtTy, DL);
933934 SDValue AsInt = DAG.getNode (
934935 ISD::OR, DL, MVT::i16 , Extend0,
935936 DAG.getNode (ISD::SHL, DL, Extend1.getValueType (), Extend1, ShiftConst));
936937 EVT ToVT = Node->getValueType (0 );
937-
938- return DAG.getBitcast ( ToVT, AsInt);
938+
939+ return DAG.getBitcast (ToVT, AsInt);
939940}
940941
941942// / Replace the node's results with custom code provided by the target and
0 commit comments