We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 6ad4d3c commit b715372Copy full SHA for b715372
mlir/lib/Dialect/LLVMIR/IR/NVVMDialect.cpp
@@ -1642,7 +1642,7 @@ CpAsyncBulkTensorSharedCTAToGlobalOp::getIntrinsicIDAndArgs(
1642
: CP_ASYNC_BULK_TENSOR_REDUCE_MODE(op, dim, tile)
1643
1644
#define GET_CP_ASYNC_BULK_TENSOR_ID(op, dims, is_im2col) \
1645
- [&]() -> auto{ \
+ [&]() -> auto { \
1646
switch (dims) { \
1647
case 1: \
1648
return CP_ASYNC_BULK_TENSOR_REDUCE_MODE(op, 1, tile); \
0 commit comments