Skip to content

Commit b752ea5

Browse files
committed
Remove agnostic ZA handling
Change-Id: Id48a5e1cbf3f246165b41657372ff046b6ff0c84
1 parent f7d7fb8 commit b752ea5

File tree

1 file changed

+0
-9
lines changed

1 file changed

+0
-9
lines changed

llvm/lib/Target/AArch64/AArch64ISelLowering.cpp

Lines changed: 0 additions & 9 deletions
Original file line numberDiff line numberDiff line change
@@ -8496,15 +8496,6 @@ SDValue AArch64TargetLowering::LowerFormalArguments(
84968496
SDValue SVL = DAG.getNode(AArch64ISD::RDSVL, DL, MVT::i64,
84978497
DAG.getConstant(1, DL, MVT::i32));
84988498
Size = DAG.getNode(ISD::MUL, DL, MVT::i64, SVL, SVL);
8499-
} else if (Attrs.hasAgnosticZAInterface()) {
8500-
RTLIB::Libcall LC = RTLIB::SMEABI_SME_STATE_SIZE;
8501-
SDValue Callee = DAG.getExternalSymbol(
8502-
getLibcallName(LC), getPointerTy(DAG.getDataLayout()));
8503-
auto *RetTy = EVT(MVT::i64).getTypeForEVT(*DAG.getContext());
8504-
TargetLowering::CallLoweringInfo CLI(DAG);
8505-
CLI.setDebugLoc(DL).setChain(Chain).setLibCallee(
8506-
getLibcallCallingConv(LC), RetTy, Callee, {});
8507-
std::tie(Size, Chain) = LowerCallTo(CLI);
85088499
}
85098500
if (Size) {
85108501
SDValue Buffer = DAG.getNode(

0 commit comments

Comments
 (0)