Skip to content

Commit b9a662d

Browse files
committed
undo
Created using spr 1.3.4
1 parent b6b7f43 commit b9a662d

File tree

1 file changed

+2
-2
lines changed

1 file changed

+2
-2
lines changed

llvm/lib/CodeGen/ModuloSchedule.cpp

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -412,8 +412,8 @@ void ModuloScheduleExpander::generateExistingPhis(
412412
InitVal, NewReg);
413413
auto It = VRMap[CurStageNum].find(LoopVal);
414414
if (It != VRMap[CurStageNum].end()) {
415-
llvm::Register &Reg = VRMap[CurStageNum][Def];
416-
Reg = It->second;
415+
llvm::Register Reg = It->second;
416+
VRMap[CurStageNum][Def] = Reg;
417417
}
418418
}
419419
// Adjust the number of Phis needed depending on the number of prologs left,

0 commit comments

Comments
 (0)