@@ -70,31 +70,13 @@ define void @loop_guard_on_assume_needed_to_prove_dereferenceable(i64 %x, ptr no
70
70
; CHECK: [[VECTOR_PH]]:
71
71
; CHECK-NEXT: br label %[[VECTOR_BODY:.*]]
72
72
; CHECK: [[VECTOR_BODY]]:
73
- ; CHECK-NEXT: [[INDEX:%.*]] = phi i64 [ 0, %[[VECTOR_PH]] ], [ [[INDEX_NEXT:%.*]], %[[PRED_LOAD_CONTINUE2:.* ]] ]
73
+ ; CHECK-NEXT: [[INDEX:%.*]] = phi i64 [ 0, %[[VECTOR_PH]] ], [ [[INDEX_NEXT:%.*]], %[[VECTOR_BODY ]] ]
74
74
; CHECK-NEXT: [[TMP0:%.*]] = getelementptr i32, ptr [[B]], i64 [[INDEX]]
75
75
; CHECK-NEXT: [[WIDE_LOAD:%.*]] = load <2 x i32>, ptr [[TMP0]], align 4
76
- ; CHECK-NEXT: [[TMP1:%.*]] = icmp ne <2 x i32> [[WIDE_LOAD]], zeroinitializer
77
- ; CHECK-NEXT: [[TMP2:%.*]] = extractelement <2 x i1> [[TMP1]], i32 0
78
- ; CHECK-NEXT: br i1 [[TMP2]], label %[[PRED_LOAD_IF:.*]], label %[[PRED_LOAD_CONTINUE:.*]]
79
- ; CHECK: [[PRED_LOAD_IF]]:
80
- ; CHECK-NEXT: [[TMP3:%.*]] = add i64 [[INDEX]], 0
81
- ; CHECK-NEXT: [[TMP4:%.*]] = getelementptr i32, ptr [[A]], i64 [[TMP3]]
82
- ; CHECK-NEXT: [[TMP5:%.*]] = load i32, ptr [[TMP4]], align 4
83
- ; CHECK-NEXT: [[TMP6:%.*]] = insertelement <2 x i32> poison, i32 [[TMP5]], i32 0
84
- ; CHECK-NEXT: br label %[[PRED_LOAD_CONTINUE]]
85
- ; CHECK: [[PRED_LOAD_CONTINUE]]:
86
- ; CHECK-NEXT: [[TMP7:%.*]] = phi <2 x i32> [ poison, %[[VECTOR_BODY]] ], [ [[TMP6]], %[[PRED_LOAD_IF]] ]
87
- ; CHECK-NEXT: [[TMP8:%.*]] = extractelement <2 x i1> [[TMP1]], i32 1
88
- ; CHECK-NEXT: br i1 [[TMP8]], label %[[PRED_LOAD_IF1:.*]], label %[[PRED_LOAD_CONTINUE2]]
89
- ; CHECK: [[PRED_LOAD_IF1]]:
90
- ; CHECK-NEXT: [[TMP9:%.*]] = add i64 [[INDEX]], 1
91
- ; CHECK-NEXT: [[TMP10:%.*]] = getelementptr i32, ptr [[A]], i64 [[TMP9]]
92
- ; CHECK-NEXT: [[TMP11:%.*]] = load i32, ptr [[TMP10]], align 4
93
- ; CHECK-NEXT: [[TMP12:%.*]] = insertelement <2 x i32> [[TMP7]], i32 [[TMP11]], i32 1
94
- ; CHECK-NEXT: br label %[[PRED_LOAD_CONTINUE2]]
95
- ; CHECK: [[PRED_LOAD_CONTINUE2]]:
96
- ; CHECK-NEXT: [[TMP13:%.*]] = phi <2 x i32> [ [[TMP7]], %[[PRED_LOAD_CONTINUE]] ], [ [[TMP12]], %[[PRED_LOAD_IF1]] ]
97
- ; CHECK-NEXT: [[PREDPHI:%.*]] = select <2 x i1> [[TMP1]], <2 x i32> [[TMP13]], <2 x i32> [[WIDE_LOAD]]
76
+ ; CHECK-NEXT: [[TMP1:%.*]] = icmp eq <2 x i32> [[WIDE_LOAD]], zeroinitializer
77
+ ; CHECK-NEXT: [[TMP2:%.*]] = getelementptr i32, ptr [[A]], i64 [[INDEX]]
78
+ ; CHECK-NEXT: [[WIDE_LOAD1:%.*]] = load <2 x i32>, ptr [[TMP2]], align 4
79
+ ; CHECK-NEXT: [[PREDPHI:%.*]] = select <2 x i1> [[TMP1]], <2 x i32> [[WIDE_LOAD]], <2 x i32> [[WIDE_LOAD1]]
98
80
; CHECK-NEXT: [[TMP14:%.*]] = getelementptr inbounds i32, ptr [[C]], i64 [[INDEX]]
99
81
; CHECK-NEXT: store <2 x i32> [[PREDPHI]], ptr [[TMP14]], align 4
100
82
; CHECK-NEXT: [[INDEX_NEXT]] = add nuw i64 [[INDEX]], 2
0 commit comments