Skip to content

Commit bb7815b

Browse files
committed
s/fixupBlendComponents/fixupPtrauthDiscriminator/
1 parent 7bf2578 commit bb7815b

File tree

1 file changed

+8
-8
lines changed

1 file changed

+8
-8
lines changed

llvm/lib/Target/AArch64/AArch64ISelLowering.cpp

Lines changed: 8 additions & 8 deletions
Original file line numberDiff line numberDiff line change
@@ -3265,20 +3265,20 @@ MachineBasicBlock *AArch64TargetLowering::EmitInstrWithCustomInserter(
32653265
&AArch64::GPR64noipRegClass);
32663266
return BB;
32673267
case AArch64::AUTH_TCRETURN:
3268-
fixupBlendComponents(MI, BB, MI.getOperand(3), MI.getOperand(4),
3269-
&AArch64::tcGPR64RegClass);
3268+
fixupPtrauthDiscriminator(MI, BB, MI.getOperand(3), MI.getOperand(4),
3269+
&AArch64::tcGPR64RegClass);
32703270
return BB;
32713271
case AArch64::AUTH_TCRETURN_BTI:
3272-
fixupBlendComponents(MI, BB, MI.getOperand(3), MI.getOperand(4),
3273-
&AArch64::tcGPRnotx16x17RegClass);
3272+
fixupPtrauthDiscriminator(MI, BB, MI.getOperand(3), MI.getOperand(4),
3273+
&AArch64::tcGPRnotx16x17RegClass);
32743274
return BB;
32753275
case AArch64::BLRA:
3276-
fixupBlendComponents(MI, BB, MI.getOperand(2), MI.getOperand(3),
3277-
&AArch64::GPR64noipRegClass);
3276+
fixupPtrauthDiscriminator(MI, BB, MI.getOperand(2), MI.getOperand(3),
3277+
&AArch64::GPR64noipRegClass);
32783278
return BB;
32793279
case AArch64::BLRA_RVMARKER:
3280-
fixupBlendComponents(MI, BB, MI.getOperand(4), MI.getOperand(5),
3281-
&AArch64::GPR64noipRegClass);
3280+
fixupPtrauthDiscriminator(MI, BB, MI.getOperand(4), MI.getOperand(5),
3281+
&AArch64::GPR64noipRegClass);
32823282
return BB;
32833283
}
32843284
}

0 commit comments

Comments
 (0)