Skip to content

Commit bcc4b8b

Browse files
committed
fix a bracket error
1 parent 633e740 commit bcc4b8b

File tree

1 file changed

+9
-9
lines changed

1 file changed

+9
-9
lines changed

llvm/lib/Target/AMDGPU/SIInstructions.td

Lines changed: 9 additions & 9 deletions
Original file line numberDiff line numberDiff line change
@@ -2187,17 +2187,17 @@ foreach pred = [NotHasTrue16BitInsts, UseFakeTrue16Insts] in {
21872187
(VGPRImm<(i16 imm)>:$imm),
21882188
(V_MOV_B32_e32 imm:$imm)
21892189
>;
2190-
}
21912190

2192-
// FIXME: Workaround for ordering issue with peephole optimizer where
2193-
// a register class copy interferes with immediate folding. Should
2194-
// use s_mov_b32, which can be shrunk to s_movk_i32
2191+
// FIXME: Workaround for ordering issue with peephole optimizer where
2192+
// a register class copy interferes with immediate folding. Should
2193+
// use s_mov_b32, which can be shrunk to s_movk_i32
21952194

2196-
foreach vt = [f16, bf16] in {
2197-
def : GCNPat <
2198-
(VGPRImm<(vt fpimm)>:$imm),
2199-
(V_MOV_B32_e32 (vt (bitcast_fpimm_to_i32 $imm)))
2200-
>;
2195+
foreach vt = [f16, bf16] in {
2196+
def : GCNPat <
2197+
(VGPRImm<(vt fpimm)>:$imm),
2198+
(V_MOV_B32_e32 (vt (bitcast_fpimm_to_i32 $imm)))
2199+
>;
2200+
}
22012201
}
22022202
}
22032203

0 commit comments

Comments
 (0)