Skip to content

Commit bdcbdc2

Browse files
adam-yangarsenm
andauthored
Update llvm/test/CodeGen/AMDGPU/si-pre-allocate-wwwmregs-dbg-noreg.mir
Co-authored-by: Matt Arsenault <[email protected]>
1 parent bce027a commit bdcbdc2

File tree

1 file changed

+0
-1
lines changed

1 file changed

+0
-1
lines changed

llvm/test/CodeGen/AMDGPU/si-pre-allocate-wwwmregs-dbg-noreg.mir

Lines changed: 0 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -9,7 +9,6 @@
99
target triple = "amdgcn-amd-amdpal"
1010
%dx.types.ResRet.f32 = type { float, float, float, float, i32 }
1111

12-
; Function Attrs: memory(readwrite)
1312
define dllexport amdgpu_cs void @_amdgpu_cs_main(i32 inreg noundef %globalTable, i32 inreg noundef %userdata4, <3 x i32> inreg noundef %WorkgroupId, i32 inreg noundef %MultiDispatchInfo, <3 x i32> noundef %LocalInvocationId) #0 !dbg !5 {
1413
#dbg_value(i32 poison, !19, !DIExpression(DW_OP_LLVM_fragment, 0, 32), !20)
1514
#dbg_value(%dx.types.ResRet.f32 poison, !21, !DIExpression(), !23)

0 commit comments

Comments
 (0)