Skip to content

Commit be48cb6

Browse files
committed
Set mayLoad = 1
1 parent a8b0433 commit be48cb6

File tree

1 file changed

+1
-1
lines changed

1 file changed

+1
-1
lines changed

llvm/lib/Target/RISCV/RISCVInstrInfoXAndes.td

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -407,7 +407,7 @@ class NDSRVInstVLN<bits<5> funct5, string opcodestr>
407407
let Inst{11-7} = vd;
408408
let Inst{6-0} = OPC_CUSTOM_2.Value;
409409
let hasSideEffects = 0;
410-
let mayLoad = 0;
410+
let mayLoad = 1;
411411
let mayStore = 0;
412412

413413
let Uses = [VTYPE, VL];

0 commit comments

Comments
 (0)