Skip to content

Commit c1c986a

Browse files
wzssyqawzssyqa
committed
update testcase
1 parent c405def commit c1c986a

File tree

1 file changed

+24
-24
lines changed

1 file changed

+24
-24
lines changed

‎llvm/test/CodeGen/RISCV/rvv/maximumnum-minimumnum.ll‎

Lines changed: 24 additions & 24 deletions
Original file line numberDiff line numberDiff line change
@@ -505,7 +505,7 @@ define void @fmin32(ptr noundef readonly captures(none) %input1, ptr noundef rea
505505
; ZVFH-NEXT: and a4, a6, a4
506506
; ZVFH-NEXT: slli a5, a5, 1
507507
; ZVFH-NEXT: vsetvli a6, zero, e32, m2, ta, ma
508-
; ZVFH-NEXT: .LBB32_1: # %vector.body
508+
; ZVFH-NEXT: .LBB26_1: # %vector.body
509509
; ZVFH-NEXT: # =>This Inner Loop Header: Depth=1
510510
; ZVFH-NEXT: vl2re32.v v8, (a0)
511511
; ZVFH-NEXT: vl2re32.v v10, (a1)
@@ -515,7 +515,7 @@ define void @fmin32(ptr noundef readonly captures(none) %input1, ptr noundef rea
515515
; ZVFH-NEXT: vs2r.v v8, (a2)
516516
; ZVFH-NEXT: add a2, a2, a5
517517
; ZVFH-NEXT: add a0, a0, a5
518-
; ZVFH-NEXT: bnez a4, .LBB32_1
518+
; ZVFH-NEXT: bnez a4, .LBB26_1
519519
; ZVFH-NEXT: # %bb.2: # %exit
520520
; ZVFH-NEXT: ret
521521
;
@@ -528,7 +528,7 @@ define void @fmin32(ptr noundef readonly captures(none) %input1, ptr noundef rea
528528
; ZVFHMIN-NEXT: and a4, a6, a4
529529
; ZVFHMIN-NEXT: slli a5, a5, 1
530530
; ZVFHMIN-NEXT: vsetvli a6, zero, e32, m2, ta, ma
531-
; ZVFHMIN-NEXT: .LBB32_1: # %vector.body
531+
; ZVFHMIN-NEXT: .LBB26_1: # %vector.body
532532
; ZVFHMIN-NEXT: # =>This Inner Loop Header: Depth=1
533533
; ZVFHMIN-NEXT: vl2re32.v v8, (a0)
534534
; ZVFHMIN-NEXT: vl2re32.v v10, (a1)
@@ -538,7 +538,7 @@ define void @fmin32(ptr noundef readonly captures(none) %input1, ptr noundef rea
538538
; ZVFHMIN-NEXT: vs2r.v v8, (a2)
539539
; ZVFHMIN-NEXT: add a2, a2, a5
540540
; ZVFHMIN-NEXT: add a0, a0, a5
541-
; ZVFHMIN-NEXT: bnez a4, .LBB32_1
541+
; ZVFHMIN-NEXT: bnez a4, .LBB26_1
542542
; ZVFHMIN-NEXT: # %bb.2: # %exit
543543
; ZVFHMIN-NEXT: ret
544544
entry:
@@ -586,7 +586,7 @@ define void @fmax32(ptr noundef readonly captures(none) %input1, ptr noundef rea
586586
; ZVFH-NEXT: and a4, a6, a4
587587
; ZVFH-NEXT: slli a5, a5, 1
588588
; ZVFH-NEXT: vsetvli a6, zero, e32, m2, ta, ma
589-
; ZVFH-NEXT: .LBB33_1: # %vector.body
589+
; ZVFH-NEXT: .LBB27_1: # %vector.body
590590
; ZVFH-NEXT: # =>This Inner Loop Header: Depth=1
591591
; ZVFH-NEXT: vl2re32.v v8, (a0)
592592
; ZVFH-NEXT: vl2re32.v v10, (a1)
@@ -596,7 +596,7 @@ define void @fmax32(ptr noundef readonly captures(none) %input1, ptr noundef rea
596596
; ZVFH-NEXT: vs2r.v v8, (a2)
597597
; ZVFH-NEXT: add a2, a2, a5
598598
; ZVFH-NEXT: add a0, a0, a5
599-
; ZVFH-NEXT: bnez a4, .LBB33_1
599+
; ZVFH-NEXT: bnez a4, .LBB27_1
600600
; ZVFH-NEXT: # %bb.2: # %exit
601601
; ZVFH-NEXT: ret
602602
;
@@ -609,7 +609,7 @@ define void @fmax32(ptr noundef readonly captures(none) %input1, ptr noundef rea
609609
; ZVFHMIN-NEXT: and a4, a6, a4
610610
; ZVFHMIN-NEXT: slli a5, a5, 1
611611
; ZVFHMIN-NEXT: vsetvli a6, zero, e32, m2, ta, ma
612-
; ZVFHMIN-NEXT: .LBB33_1: # %vector.body
612+
; ZVFHMIN-NEXT: .LBB27_1: # %vector.body
613613
; ZVFHMIN-NEXT: # =>This Inner Loop Header: Depth=1
614614
; ZVFHMIN-NEXT: vl2re32.v v8, (a0)
615615
; ZVFHMIN-NEXT: vl2re32.v v10, (a1)
@@ -619,7 +619,7 @@ define void @fmax32(ptr noundef readonly captures(none) %input1, ptr noundef rea
619619
; ZVFHMIN-NEXT: vs2r.v v8, (a2)
620620
; ZVFHMIN-NEXT: add a2, a2, a5
621621
; ZVFHMIN-NEXT: add a0, a0, a5
622-
; ZVFHMIN-NEXT: bnez a4, .LBB33_1
622+
; ZVFHMIN-NEXT: bnez a4, .LBB27_1
623623
; ZVFHMIN-NEXT: # %bb.2: # %exit
624624
; ZVFHMIN-NEXT: ret
625625
entry:
@@ -667,7 +667,7 @@ define void @fmin64(ptr noundef readonly captures(none) %input1, ptr noundef rea
667667
; ZVFH-NEXT: and a4, a6, a4
668668
; ZVFH-NEXT: slli a5, a5, 1
669669
; ZVFH-NEXT: vsetvli a6, zero, e64, m2, ta, ma
670-
; ZVFH-NEXT: .LBB34_1: # %vector.body
670+
; ZVFH-NEXT: .LBB28_1: # %vector.body
671671
; ZVFH-NEXT: # =>This Inner Loop Header: Depth=1
672672
; ZVFH-NEXT: vl2re64.v v8, (a0)
673673
; ZVFH-NEXT: vl2re64.v v10, (a1)
@@ -677,7 +677,7 @@ define void @fmin64(ptr noundef readonly captures(none) %input1, ptr noundef rea
677677
; ZVFH-NEXT: vs2r.v v8, (a2)
678678
; ZVFH-NEXT: add a2, a2, a5
679679
; ZVFH-NEXT: add a0, a0, a5
680-
; ZVFH-NEXT: bnez a4, .LBB34_1
680+
; ZVFH-NEXT: bnez a4, .LBB28_1
681681
; ZVFH-NEXT: # %bb.2: # %exit
682682
; ZVFH-NEXT: ret
683683
;
@@ -690,7 +690,7 @@ define void @fmin64(ptr noundef readonly captures(none) %input1, ptr noundef rea
690690
; ZVFHMIN-NEXT: and a4, a6, a4
691691
; ZVFHMIN-NEXT: slli a5, a5, 1
692692
; ZVFHMIN-NEXT: vsetvli a6, zero, e64, m2, ta, ma
693-
; ZVFHMIN-NEXT: .LBB34_1: # %vector.body
693+
; ZVFHMIN-NEXT: .LBB28_1: # %vector.body
694694
; ZVFHMIN-NEXT: # =>This Inner Loop Header: Depth=1
695695
; ZVFHMIN-NEXT: vl2re64.v v8, (a0)
696696
; ZVFHMIN-NEXT: vl2re64.v v10, (a1)
@@ -700,7 +700,7 @@ define void @fmin64(ptr noundef readonly captures(none) %input1, ptr noundef rea
700700
; ZVFHMIN-NEXT: vs2r.v v8, (a2)
701701
; ZVFHMIN-NEXT: add a2, a2, a5
702702
; ZVFHMIN-NEXT: add a0, a0, a5
703-
; ZVFHMIN-NEXT: bnez a4, .LBB34_1
703+
; ZVFHMIN-NEXT: bnez a4, .LBB28_1
704704
; ZVFHMIN-NEXT: # %bb.2: # %exit
705705
; ZVFHMIN-NEXT: ret
706706
entry:
@@ -748,7 +748,7 @@ define void @fmax64(ptr noundef readonly captures(none) %input1, ptr noundef rea
748748
; ZVFH-NEXT: and a4, a6, a4
749749
; ZVFH-NEXT: slli a5, a5, 1
750750
; ZVFH-NEXT: vsetvli a6, zero, e64, m2, ta, ma
751-
; ZVFH-NEXT: .LBB35_1: # %vector.body
751+
; ZVFH-NEXT: .LBB29_1: # %vector.body
752752
; ZVFH-NEXT: # =>This Inner Loop Header: Depth=1
753753
; ZVFH-NEXT: vl2re64.v v8, (a0)
754754
; ZVFH-NEXT: vl2re64.v v10, (a1)
@@ -758,7 +758,7 @@ define void @fmax64(ptr noundef readonly captures(none) %input1, ptr noundef rea
758758
; ZVFH-NEXT: vs2r.v v8, (a2)
759759
; ZVFH-NEXT: add a2, a2, a5
760760
; ZVFH-NEXT: add a0, a0, a5
761-
; ZVFH-NEXT: bnez a4, .LBB35_1
761+
; ZVFH-NEXT: bnez a4, .LBB29_1
762762
; ZVFH-NEXT: # %bb.2: # %exit
763763
; ZVFH-NEXT: ret
764764
;
@@ -771,7 +771,7 @@ define void @fmax64(ptr noundef readonly captures(none) %input1, ptr noundef rea
771771
; ZVFHMIN-NEXT: and a4, a6, a4
772772
; ZVFHMIN-NEXT: slli a5, a5, 1
773773
; ZVFHMIN-NEXT: vsetvli a6, zero, e64, m2, ta, ma
774-
; ZVFHMIN-NEXT: .LBB35_1: # %vector.body
774+
; ZVFHMIN-NEXT: .LBB29_1: # %vector.body
775775
; ZVFHMIN-NEXT: # =>This Inner Loop Header: Depth=1
776776
; ZVFHMIN-NEXT: vl2re64.v v8, (a0)
777777
; ZVFHMIN-NEXT: vl2re64.v v10, (a1)
@@ -781,7 +781,7 @@ define void @fmax64(ptr noundef readonly captures(none) %input1, ptr noundef rea
781781
; ZVFHMIN-NEXT: vs2r.v v8, (a2)
782782
; ZVFHMIN-NEXT: add a2, a2, a5
783783
; ZVFHMIN-NEXT: add a0, a0, a5
784-
; ZVFHMIN-NEXT: bnez a4, .LBB35_1
784+
; ZVFHMIN-NEXT: bnez a4, .LBB29_1
785785
; ZVFHMIN-NEXT: # %bb.2: # %exit
786786
; ZVFHMIN-NEXT: ret
787787
entry:
@@ -828,7 +828,7 @@ define void @fmin16(ptr noundef readonly captures(none) %input1, ptr noundef rea
828828
; ZVFH-NEXT: and a4, a5, a4
829829
; ZVFH-NEXT: slli a5, a3, 1
830830
; ZVFH-NEXT: vsetvli a6, zero, e16, m2, ta, ma
831-
; ZVFH-NEXT: .LBB36_1: # %vector.body
831+
; ZVFH-NEXT: .LBB30_1: # %vector.body
832832
; ZVFH-NEXT: # =>This Inner Loop Header: Depth=1
833833
; ZVFH-NEXT: vl2re16.v v8, (a0)
834834
; ZVFH-NEXT: vl2re16.v v10, (a1)
@@ -838,7 +838,7 @@ define void @fmin16(ptr noundef readonly captures(none) %input1, ptr noundef rea
838838
; ZVFH-NEXT: vs2r.v v8, (a2)
839839
; ZVFH-NEXT: add a2, a2, a5
840840
; ZVFH-NEXT: add a0, a0, a5
841-
; ZVFH-NEXT: bnez a4, .LBB36_1
841+
; ZVFH-NEXT: bnez a4, .LBB30_1
842842
; ZVFH-NEXT: # %bb.2: # %exit
843843
; ZVFH-NEXT: ret
844844
;
@@ -850,7 +850,7 @@ define void @fmin16(ptr noundef readonly captures(none) %input1, ptr noundef rea
850850
; ZVFHMIN-NEXT: and a4, a5, a4
851851
; ZVFHMIN-NEXT: slli a5, a3, 1
852852
; ZVFHMIN-NEXT: vsetvli a6, zero, e16, m2, ta, ma
853-
; ZVFHMIN-NEXT: .LBB36_1: # %vector.body
853+
; ZVFHMIN-NEXT: .LBB30_1: # %vector.body
854854
; ZVFHMIN-NEXT: # =>This Inner Loop Header: Depth=1
855855
; ZVFHMIN-NEXT: vl2re16.v v12, (a1)
856856
; ZVFHMIN-NEXT: vl2re16.v v16, (a0)
@@ -865,7 +865,7 @@ define void @fmin16(ptr noundef readonly captures(none) %input1, ptr noundef rea
865865
; ZVFHMIN-NEXT: vs2r.v v12, (a2)
866866
; ZVFHMIN-NEXT: add a2, a2, a5
867867
; ZVFHMIN-NEXT: add a0, a0, a5
868-
; ZVFHMIN-NEXT: bnez a4, .LBB36_1
868+
; ZVFHMIN-NEXT: bnez a4, .LBB30_1
869869
; ZVFHMIN-NEXT: # %bb.2: # %exit
870870
; ZVFHMIN-NEXT: ret
871871
entry:
@@ -912,7 +912,7 @@ define void @fmax16(ptr noundef readonly captures(none) %input1, ptr noundef rea
912912
; ZVFH-NEXT: and a4, a5, a4
913913
; ZVFH-NEXT: slli a5, a3, 1
914914
; ZVFH-NEXT: vsetvli a6, zero, e16, m2, ta, ma
915-
; ZVFH-NEXT: .LBB37_1: # %vector.body
915+
; ZVFH-NEXT: .LBB31_1: # %vector.body
916916
; ZVFH-NEXT: # =>This Inner Loop Header: Depth=1
917917
; ZVFH-NEXT: vl2re16.v v8, (a0)
918918
; ZVFH-NEXT: vl2re16.v v10, (a1)
@@ -922,7 +922,7 @@ define void @fmax16(ptr noundef readonly captures(none) %input1, ptr noundef rea
922922
; ZVFH-NEXT: vs2r.v v8, (a2)
923923
; ZVFH-NEXT: add a2, a2, a5
924924
; ZVFH-NEXT: add a0, a0, a5
925-
; ZVFH-NEXT: bnez a4, .LBB37_1
925+
; ZVFH-NEXT: bnez a4, .LBB31_1
926926
; ZVFH-NEXT: # %bb.2: # %exit
927927
; ZVFH-NEXT: ret
928928
;
@@ -934,7 +934,7 @@ define void @fmax16(ptr noundef readonly captures(none) %input1, ptr noundef rea
934934
; ZVFHMIN-NEXT: and a4, a5, a4
935935
; ZVFHMIN-NEXT: slli a5, a3, 1
936936
; ZVFHMIN-NEXT: vsetvli a6, zero, e16, m2, ta, ma
937-
; ZVFHMIN-NEXT: .LBB37_1: # %vector.body
937+
; ZVFHMIN-NEXT: .LBB31_1: # %vector.body
938938
; ZVFHMIN-NEXT: # =>This Inner Loop Header: Depth=1
939939
; ZVFHMIN-NEXT: vl2re16.v v12, (a1)
940940
; ZVFHMIN-NEXT: vl2re16.v v16, (a0)
@@ -949,7 +949,7 @@ define void @fmax16(ptr noundef readonly captures(none) %input1, ptr noundef rea
949949
; ZVFHMIN-NEXT: vs2r.v v12, (a2)
950950
; ZVFHMIN-NEXT: add a2, a2, a5
951951
; ZVFHMIN-NEXT: add a0, a0, a5
952-
; ZVFHMIN-NEXT: bnez a4, .LBB37_1
952+
; ZVFHMIN-NEXT: bnez a4, .LBB31_1
953953
; ZVFHMIN-NEXT: # %bb.2: # %exit
954954
; ZVFHMIN-NEXT: ret
955955
entry:

0 commit comments

Comments
 (0)