We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 6ec5661 commit c44f8a2Copy full SHA for c44f8a2
llvm/test/CodeGen/NVPTX/masked-load-vectors.ll
@@ -45,7 +45,6 @@ define void @global_8xi32(ptr addrspace(1) %a, ptr addrspace(1) %b) {
45
ret void
46
}
47
48
-; Masked stores are only supported for 32 byte element types,
49
; Masked stores are only supported for 32-bit element types,
50
; while masked loads are supported for all element types.
51
define void @global_16xi16(ptr addrspace(1) %a, ptr addrspace(1) %b) {
0 commit comments