@@ -18744,22 +18744,15 @@ Value *CodeGenFunction::EmitAMDGPUBuiltinExpr(unsigned BuiltinID,
1874418744 Function *F = CGM.getIntrinsic(Intrin, { Src0->getType() });
1874518745 return Builder.CreateCall(F, { Src0, Builder.getFalse() });
1874618746 }
18747- case AMDGPU::BI__builtin_amdgcn_global_atomic_fadd_v2f16:
1874818747 case AMDGPU::BI__builtin_amdgcn_global_atomic_fmin_f64:
1874918748 case AMDGPU::BI__builtin_amdgcn_global_atomic_fmax_f64:
1875018749 case AMDGPU::BI__builtin_amdgcn_flat_atomic_fadd_f64:
1875118750 case AMDGPU::BI__builtin_amdgcn_flat_atomic_fmin_f64:
1875218751 case AMDGPU::BI__builtin_amdgcn_flat_atomic_fmax_f64:
18753- case AMDGPU::BI__builtin_amdgcn_flat_atomic_fadd_f32:
18754- case AMDGPU::BI__builtin_amdgcn_flat_atomic_fadd_v2f16: {
18752+ case AMDGPU::BI__builtin_amdgcn_flat_atomic_fadd_f32: {
1875518753 Intrinsic::ID IID;
1875618754 llvm::Type *ArgTy = llvm::Type::getDoubleTy(getLLVMContext());
1875718755 switch (BuiltinID) {
18758- case AMDGPU::BI__builtin_amdgcn_global_atomic_fadd_v2f16:
18759- ArgTy = llvm::FixedVectorType::get(
18760- llvm::Type::getHalfTy(getLLVMContext()), 2);
18761- IID = Intrinsic::amdgcn_global_atomic_fadd;
18762- break;
1876318756 case AMDGPU::BI__builtin_amdgcn_global_atomic_fmin_f64:
1876418757 IID = Intrinsic::amdgcn_global_atomic_fmin;
1876518758 break;
@@ -18779,11 +18772,6 @@ Value *CodeGenFunction::EmitAMDGPUBuiltinExpr(unsigned BuiltinID,
1877918772 ArgTy = llvm::Type::getFloatTy(getLLVMContext());
1878018773 IID = Intrinsic::amdgcn_flat_atomic_fadd;
1878118774 break;
18782- case AMDGPU::BI__builtin_amdgcn_flat_atomic_fadd_v2f16:
18783- ArgTy = llvm::FixedVectorType::get(
18784- llvm::Type::getHalfTy(getLLVMContext()), 2);
18785- IID = Intrinsic::amdgcn_flat_atomic_fadd;
18786- break;
1878718775 }
1878818776 llvm::Value *Addr = EmitScalarExpr(E->getArg(0));
1878918777 llvm::Value *Val = EmitScalarExpr(E->getArg(1));
@@ -19184,7 +19172,9 @@ Value *CodeGenFunction::EmitAMDGPUBuiltinExpr(unsigned BuiltinID,
1918419172 case AMDGPU::BI__builtin_amdgcn_ds_fminf:
1918519173 case AMDGPU::BI__builtin_amdgcn_ds_fmaxf:
1918619174 case AMDGPU::BI__builtin_amdgcn_global_atomic_fadd_f32:
19187- case AMDGPU::BI__builtin_amdgcn_global_atomic_fadd_f64: {
19175+ case AMDGPU::BI__builtin_amdgcn_global_atomic_fadd_f64:
19176+ case AMDGPU::BI__builtin_amdgcn_global_atomic_fadd_v2f16:
19177+ case AMDGPU::BI__builtin_amdgcn_flat_atomic_fadd_v2f16: {
1918819178 llvm::AtomicRMWInst::BinOp BinOp;
1918919179 switch (BuiltinID) {
1919019180 case AMDGPU::BI__builtin_amdgcn_atomic_inc32:
@@ -19202,6 +19192,8 @@ Value *CodeGenFunction::EmitAMDGPUBuiltinExpr(unsigned BuiltinID,
1920219192 case AMDGPU::BI__builtin_amdgcn_ds_atomic_fadd_v2bf16:
1920319193 case AMDGPU::BI__builtin_amdgcn_global_atomic_fadd_f32:
1920419194 case AMDGPU::BI__builtin_amdgcn_global_atomic_fadd_f64:
19195+ case AMDGPU::BI__builtin_amdgcn_global_atomic_fadd_v2f16:
19196+ case AMDGPU::BI__builtin_amdgcn_flat_atomic_fadd_v2f16:
1920519197 BinOp = llvm::AtomicRMWInst::FAdd;
1920619198 break;
1920719199 case AMDGPU::BI__builtin_amdgcn_ds_fminf:
0 commit comments