Skip to content

Commit c6ca5b4

Browse files
committed
Drop outdated comment and early return
1 parent 42e24cf commit c6ca5b4

File tree

1 file changed

+0
-4
lines changed

1 file changed

+0
-4
lines changed

llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp

Lines changed: 0 additions & 4 deletions
Original file line numberDiff line numberDiff line change
@@ -6259,8 +6259,6 @@ ARMDisassembler::checkThumbPredicate(MCInst &MI) const {
62596259

62606260
const FeatureBitset &FeatureBits = getSubtargetInfo().getFeatureBits();
62616261

6262-
// A few instructions actually have predicates encoded in them. Don't
6263-
// try to overwrite it if we're seeing one of those.
62646262
switch (MI.getOpcode()) {
62656263
case ARM::tBcc:
62666264
case ARM::t2Bcc:
@@ -6280,8 +6278,6 @@ ARMDisassembler::checkThumbPredicate(MCInst &MI) const {
62806278
// allowed in IT blocks.
62816279
if (ITBlock.instrInITBlock())
62826280
S = SoftFail;
6283-
else
6284-
return Success;
62856281
break;
62866282
case ARM::t2HINT:
62876283
if (MI.getOperand(0).getImm() == 0x10 && (FeatureBits[ARM::FeatureRAS]) != 0)

0 commit comments

Comments
 (0)