Skip to content

Commit cc66c46

Browse files
committed
delete dead code
1 parent cfbf70c commit cc66c46

File tree

1 file changed

+2
-7
lines changed

1 file changed

+2
-7
lines changed

llvm/lib/Target/PowerPC/PPCISelLowering.cpp

Lines changed: 2 additions & 7 deletions
Original file line numberDiff line numberDiff line change
@@ -15589,19 +15589,13 @@ SDValue PPCTargetLowering::combineSetCC(SDNode *N,
1558915589
if (LA->getExtensionType() != ISD::NON_EXTLOAD ||
1559015590
LB->getExtensionType() != ISD::NON_EXTLOAD)
1559115591
return SDValue();
15592-
// Build new v16i8 loads using the SAME chain/base/MMO (no extra memory
15592+
// Build new v16i8 loads using the same chain/base/MMO (no extra memory
1559315593
// op).
1559415594
SDValue LHSVec = DAG.getLoad(MVT::v16i8, DL, LA->getChain(),
1559515595
LA->getBasePtr(), LA->getMemOperand());
1559615596
SDValue RHSVec = DAG.getLoad(MVT::v16i8, DL, LB->getChain(),
1559715597
LB->getBasePtr(), LB->getMemOperand());
1559815598

15599-
// Replace old loads?¡¥ results (value and chain) so the old nodes die.
15600-
// DAG.DeleteNode(LHS.getNode());
15601-
// DAG.DeleteNode(RHS.getNode());
15602-
15603-
// SDValue LHSVec = DAG.getBitcast(MVT::v16i8, LHS);
15604-
// SDValue RHSVec = DAG.getBitcast(MVT::v16i8, RHS);
1560515599
SDValue IntrID =
1560615600
DAG.getTargetConstant(Intrinsic::ppc_altivec_vcmpequb_p, DL,
1560715601
Subtarget.isPPC64() ? MVT::i64 : MVT::i32);
@@ -15610,6 +15604,7 @@ SDValue PPCTargetLowering::combineSetCC(SDNode *N,
1561015604
SDValue Ops[] = {IntrID, CRSel, LHSVec, RHSVec};
1561115605
SDValue PredResult =
1561215606
DAG.getNode(ISD::INTRINSIC_WO_CHAIN, DL, MVT::i32, Ops);
15607+
1561315608
// ppc_altivec_vcmpequb_p returns 1 when two vectors are the same,
1561415609
// so we need to invert the CC opcode.
1561515610
return DAG.getSetCC(DL, N->getValueType(0), PredResult,

0 commit comments

Comments
 (0)