We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 01a291e commit d003cf2Copy full SHA for d003cf2
llvm/test/CodeGen/RISCV/GlobalISel/instruction-select/alu_m-rv64.mir
@@ -91,12 +91,12 @@ body: |
91
; RV64I-NEXT: {{ $}}
92
; RV64I-NEXT: [[COPY:%[0-9]+]]:gpr = COPY $x10
93
; RV64I-NEXT: [[COPY1:%[0-9]+]]:gpr = COPY $x11
94
- ; RV64I-NEXT: [[REMU:%[0-9]+]]:gpr = REMU [[COPY]], [[COPY1]]
95
- ; RV64I-NEXT: $x10 = COPY [[REMU]]
+ ; RV64I-NEXT: [[REMUW:%[0-9]+]]:gpr = REMUW [[COPY]], [[COPY1]]
+ ; RV64I-NEXT: $x10 = COPY [[REMUW]]
96
; RV64I-NEXT: PseudoRET implicit $x10
97
%0:gprb(s64) = COPY $x10
98
%1:gprb(s64) = COPY $x11
99
- %2:gprb(s64) = G_UREM %0, %1
+ %2:gprb(s64) = G_REMUW %0, %1
100
$x10 = COPY %2(s64)
101
PseudoRET implicit $x10
102
0 commit comments