|
| 1 | +## Arch string without version. |
| 2 | + |
| 3 | +# RUN: llvm-mc %s -triple=riscv32 -filetype=asm | FileCheck %s |
| 4 | +# RUN: llvm-mc %s -triple=riscv64 -filetype=asm | FileCheck %s |
| 5 | + |
| 6 | +.attribute arch, "rv32i_xsfmm128t" |
| 7 | +# CHECK: attribute 5, "rv32i2p1_zicsr2p0_zve32x1p0_zvl128b1p0_zvl256b1p0_zvl32b1p0_zvl512b1p0_zvl64b1p0_xsfmm128t0p6_xsfmmbase0p6" |
| 8 | + |
| 9 | +.attribute arch, "rv32i_xsfmm16t" |
| 10 | +# CHECK: attribute 5, "rv32i2p1_zicsr2p0_zve32x1p0_zvl32b1p0_zvl64b1p0_xsfmm16t0p6_xsfmmbase0p6" |
| 11 | + |
| 12 | +.attribute arch, "rv32i_xsfmm32a" |
| 13 | +# CHECK: attribute 5, "rv32i2p1_f2p2_zicsr2p0_zve32f1p0_zve32x1p0_zvl32b1p0_xsfmm32a0p6_xsfmm32a16f0p6_xsfmm32a32f0p6_xsfmm32a8i0p6_xsfmmbase0p6" |
| 14 | + |
| 15 | +.attribute arch, "rv32i_xsfmm32a4i" |
| 16 | +# CHECK: attribute 5, "rv32i2p1_zicsr2p0_zve32x1p0_zvl32b1p0_xsfmm32a4i0p6_xsfmmbase0p6" |
| 17 | + |
| 18 | +.attribute arch, "rv32i_xsfmm32a8i" |
| 19 | +# CHECK: attribute 5, "rv32i2p1_zicsr2p0_zve32x1p0_zvl32b1p0_xsfmm32a8i0p6_xsfmmbase0p6" |
| 20 | + |
| 21 | +.attribute arch, "rv32i_xsfmm32a8f" |
| 22 | +# CHECK: attribute 5, "rv32i2p1_f2p2_zicsr2p0_zve32f1p0_zve32x1p0_zvl32b1p0_xsfmm32a8f0p6_xsfmmbase0p6" |
| 23 | + |
| 24 | +.attribute arch, "rv32i_xsfmm32a16f" |
| 25 | +# CHECK: attribute 5, "rv32i2p1_f2p2_zicsr2p0_zve32f1p0_zve32x1p0_zvl32b1p0_xsfmm32a16f0p6_xsfmmbase0p6" |
| 26 | + |
| 27 | +.attribute arch, "rv32i_xsfmm32a32f" |
| 28 | +# CHECK: attribute 5, "rv32i2p1_f2p2_zicsr2p0_zve32f1p0_zve32x1p0_zvl32b1p0_xsfmm32a32f0p6_xsfmmbase0p6" |
| 29 | + |
| 30 | +.attribute arch, "rv32i_xsfmm32t" |
| 31 | +# CHECK: attribute 5, "rv32i2p1_zicsr2p0_zve32x1p0_zvl128b1p0_zvl32b1p0_zvl64b1p0_xsfmm32t0p6_xsfmmbase0p6" |
| 32 | + |
| 33 | +.attribute arch, "rv32i_xsfmm64a64f" |
| 34 | +# CHECK: attribute 5, "rv32i2p1_f2p2_zicsr2p0_zve32f1p0_zve32x1p0_zve64f1p0_zve64x1p0_zvl32b1p0_zvl64b1p0_xsfmm64a64f0p6_xsfmmbase0p6" |
| 35 | + |
| 36 | +.attribute arch, "rv32i_xsfmm64t" |
| 37 | +# CHECK: attribute 5, "rv32i2p1_zicsr2p0_zve32x1p0_zvl128b1p0_zvl256b1p0_zvl32b1p0_zvl64b1p0_xsfmm64t0p6_xsfmmbase0p6" |
| 38 | + |
| 39 | +.attribute arch, "rv32i_xsfmmbase" |
| 40 | +# CHECK: attribute 5, "rv32i2p1_zicsr2p0_zve32x1p0_zvl32b1p0_xsfmmbase0p6" |
0 commit comments