Commit d34bdd3
committed
File tree
529 files changed
+17229
-6300
lines changed- .github
- bolt
- lib
- Core
- Passes
- test
- X86
- unittests/Core
- clang-tools-extra
- clang-doc
- clangd
- unittests
- clang
- docs
- include/clang
- AST
- Basic
- CIR
- Dialect
- Builder
- IR
- Frontend
- Sema
- lib
- AST
- ByteCode
- Basic
- Targets
- CIR
- CodeGen
- Dialect/IR
- Lowering/DirectToLLVM
- CodeGen
- Targets
- Driver/ToolChains
- Format
- Frontend
- Sema
- StaticAnalyzer/Checkers/WebKit
- test
- AST
- ByteCode
- HLSL
- Analysis
- Checkers/WebKit
- CIR
- CodeGenOpenACC
- CodeGen
- IR
- Lowering
- CodeGenCUDA
- Inputs
- CodeGenHLSL/builtins
- CodeGen
- Inputs
- avr
- Driver
- Misc/target-invalid-cpu-note
- Preprocessor
- SemaTemplate
- Sema
- unittests/Format
- flang
- docs
- examples/FeatureList
- include/flang
- Lower
- Parser
- Semantics
- Support
- lib
- Lower/OpenMP
- Optimizer/OpenACC
- Parser
- Semantics
- test
- Fir/OpenACC
- Semantics/OpenMP
- libcxx/test/std/language.support/support.dynamic/new.delete
- new.delete.array
- new.delete.single
- libc
- fuzzing/__support
- src/math/generic
- test/src/__support
- lldb
- include/lldb
- Core
- Symbol
- source/Core
- test/API/functionalities/statusline
- llvm
- docs
- include/llvm
- CodeGen
- Frontend/OpenMP
- IR
- Support
- Transforms/Utils
- lib
- Analysis
- CodeGen
- GlobalISel
- SelectionDAG
- ExecutionEngine/RuntimeDyld
- IR
- TargetParser
- Target
- AArch64
- GISel
- AMDGPU
- ARM
- DirectX
- NVPTX
- MCTargetDesc
- PowerPC
- RISCV
- SPIRV
- SystemZ
- X86
- MCTargetDesc
- Transforms
- IPO
- InstCombine
- Scalar
- Utils
- Vectorize
- test
- Analysis/CostModel/RISCV
- Assembler
- CodeGen
- AArch64
- GlobalISel
- AMDGPU
- ARM
- AVR/inline-asm
- DirectX
- ShaderFlags
- Hexagon
- LoongArch
- lasx
- lsx
- NVPTX
- PowerPC
- RISCV
- GlobalISel
- rvv
- SPIRV/extensions/SPV_INTEL_subgroup_matrix_multiply_accumulate
- Thumb2
- VE/Vector
- X86
- TableGen
- Transforms
- CodeGenPrepare
- InferAddressSpaces/NVPTX
- InstCombine
- AArch64
- Reassociate
- SLPVectorizer
- AArch64
- RISCV
- X86
- SeparateConstOffsetFromGEP
- AMDGPU
- NVPTX
- Verifier
- tools/llvm-extract
- tools/llvm-extract
- unittests
- Support
- Target/AMDGPU
- utils/gn/secondary
- clang/lib/Sema
- llvm/unittests/Target/AMDGPU
- mlir
- include/mlir
- Analysis
- Conversion/GPUCommon
- Dialect
- Affine/IR
- LLVMIR
- Linalg/IR
- Ptr/IR
- Tosa/IR
- X86Vector
- ExecutionEngine
- SparseTensor
- IR
- Pass
- Reducer
- lib
- Conversion/TosaToMLProgram
- Dialect
- Affine/IR
- Linalg/IR
- Ptr/IR
- Tosa
- IR
- Transforms
- Vector/TransformOps
- X86Vector
- IR
- Transforms
- IR
- Transforms/Utils
- python/mlir/_mlir_libs/_mlir
- test
- Conversion
- TosaToLinalg
- TosaToMLProgram
- Dialect
- Affine
- Linalg
- MemRef
- Ptr
- Tosa
- X86Vector
- Integration/Dialect/Linalg/CPU/ArmSME
- Target/LLVMIR
- nvvm
- utils
- offload
- liboffload
- API
- include
- generated
- src
- test/tools/offload-tblgen
- tools/offload-tblgen
- unittests/OffloadAPI
- common
- device_code
- device
- kernel
- memory
- platform
- program
- queue
- utils/bazel/llvm-project-overlay/mlir
Some content is hidden
Large Commits have some content hidden by default. Use the searchbox below for content that may be hidden.
529 files changed
+17229
-6300
lines changed| Original file line number | Diff line number | Diff line change | |
|---|---|---|---|
| |||
128 | 128 | | |
129 | 129 | | |
130 | 130 | | |
131 | | - | |
| 131 | + | |
132 | 132 | | |
133 | 133 | | |
134 | 134 | | |
| |||
| Original file line number | Diff line number | Diff line change | |
|---|---|---|---|
| |||
442 | 442 | | |
443 | 443 | | |
444 | 444 | | |
445 | | - | |
446 | | - | |
| 445 | + | |
| 446 | + | |
447 | 447 | | |
448 | | - | |
| 448 | + | |
449 | 449 | | |
450 | 450 | | |
451 | 451 | | |
| |||
0 commit comments