Skip to content

Commit d3c1224

Browse files
committed
update for recently added intrinsic
1 parent 3b795f5 commit d3c1224

File tree

2 files changed

+2
-1
lines changed

2 files changed

+2
-1
lines changed

llvm/lib/Target/DirectX/DXIL.td

Lines changed: 1 addition & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -949,6 +949,7 @@ def WaveActiveAllTrue : DXILOp<114, waveAllTrue> {
949949
let arguments = [Int1Ty];
950950
let result = Int1Ty;
951951
let stages = [Stages<DXIL1_0, [all_stages]>];
952+
let properties = [IsWave];
952953
}
953954

954955
def WaveActiveAnyTrue : DXILOp<113, waveAnyTrue> {

llvm/test/CodeGen/DirectX/WaveActiveAllTrue.ll

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -2,7 +2,7 @@
22

33
define noundef i1 @wave_all_simple(i1 noundef %p1) {
44
entry:
5-
; CHECK: call i1 @dx.op.waveAllTrue(i32 114, i1 %p1)
5+
; CHECK: call i1 @dx.op.waveAllTrue(i32 114, i1 %p1){{$}}
66
%ret = call i1 @llvm.dx.wave.all(i1 %p1)
77
ret i1 %ret
88
}

0 commit comments

Comments
 (0)