We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent b0a59fb commit d3e9c88Copy full SHA for d3e9c88
llvm/test/TableGen/submulticlass-leteq.td
@@ -0,0 +1,21 @@
1
+// RUN: llvm-tblgen %s | FileCheck %s
2
+// XFAIL: vg_leak
3
+// CHECK: def X0 { // C
4
+// CHECK-NEXT: bit x = 1;
5
+// CHECK-NEXT: }
6
+// CHECK-NEXT: def X1 { // C
7
+// CHECK-NEXT: bit x = 0;
8
9
+class C {
10
+ bit x;
11
+}
12
+multiclass M0<bits<8> Val> {
13
+ let x = !eq(Val, !cast<bits<8>>(-1)) in def NAME : C;
14
15
+multiclass M1<bits<8> Val> {
16
+ let x = !eq(Val, -1) in def NAME : C;
17
18
+multiclass M2_0 : M0<-1>;
19
+multiclass M2_1 : M1<-1>;
20
+defm X0 : M2_0;
21
+defm X1 : M2_1;
0 commit comments