We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent fe57f55 commit d4d3872Copy full SHA for d4d3872
llvm/lib/Target/RISCV/RISCVTargetTransformInfo.h
@@ -90,7 +90,7 @@ class RISCVTTIImpl final : public BasicTTIImplBase<RISCVTTIImpl> {
90
91
/// \name EVL Support for predicated vectorization.
92
/// Whether the target supports the %evl parameter of VP intrinsic efficiently
93
- /// in hardware (see LLVM Language Reference - "Vector Predication
+ /// in hardware. (see LLVM Language Reference - "Vector Predication
94
/// Intrinsics",
95
/// https://llvm.org/docs/LangRef.html#vector-predication-intrinsics and
96
/// "IR-level VP intrinsics",
0 commit comments