We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 92c9471 commit da9493cCopy full SHA for da9493c
llvm/lib/Target/X86/X86ISelLowering.cpp
@@ -224,7 +224,7 @@ X86TargetLowering::X86TargetLowering(const X86TargetMachine &TM,
224
}
225
226
if (Subtarget.hasAVX10_2()) {
227
- for (auto VT : {MVT::f32, MVT::f64}) {
+ for (auto VT : {MVT::f16, MVT::f32, MVT::f64}) {
228
setCondCodeAction(ISD::SETOEQ, VT, Custom);
229
setCondCodeAction(ISD::SETUNE, VT, Custom);
230
@@ -2298,10 +2298,8 @@ X86TargetLowering::X86TargetLowering(const X86TargetMachine &TM,
2298
setOperationAction(ISD::FP_EXTEND, MVT::f32, Legal);
2299
setOperationAction(ISD::STRICT_FP_EXTEND, MVT::f32, Legal);
2300
2301
- setCondCodeAction(ISD::SETOEQ, MVT::f16,
2302
- Subtarget.hasAVX10_2() ? Custom : Expand);
2303
- setCondCodeAction(ISD::SETUNE, MVT::f16,
2304
+ setCondCodeAction(ISD::SETOEQ, MVT::f16, Expand);
+ setCondCodeAction(ISD::SETUNE, MVT::f16, Expand);
2305
2306
if (Subtarget.useAVX512Regs()) {
2307
setGroup(MVT::v32f16);
0 commit comments