Skip to content

Commit db6d7b1

Browse files
jaidTwlenary
andauthored
Update llvm/lib/Target/RISCV/RISCVCallingConv.cpp
Co-authored-by: Sam Elliott <[email protected]>
1 parent ac506b1 commit db6d7b1

File tree

1 file changed

+1
-1
lines changed

1 file changed

+1
-1
lines changed

llvm/lib/Target/RISCV/RISCVCallingConv.cpp

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -347,7 +347,7 @@ bool llvm::CC_RISCV(unsigned ValNo, MVT ValVT, MVT LocVT,
347347
RISCVABI::ABI ABI = Subtarget.getTargetABI();
348348
if (HasCFBranch &&
349349
(ABI == RISCVABI::ABI_ILP32E || ABI == RISCVABI::ABI_LP64E))
350-
reportFatalUsageError("Alternative static chain register t3 is not "
350+
reportFatalUsageError("Nested functions with control flow protection are not "
351351
"usable with ILP32E or LP64E ABI.");
352352
if (MCRegister Reg = State.AllocateReg(StaticChainReg)) {
353353
State.addLoc(CCValAssign::getReg(ValNo, ValVT, Reg, LocVT, LocInfo));

0 commit comments

Comments
 (0)