@@ -159,7 +159,7 @@ define amdgpu_ps float @v_test_cvt_v2f64_v2bf16_v(<2 x double> %src) {
159
159
; GFX-950-NEXT: v_cvt_f32_f64_e32 v7, v[0:1]
160
160
; GFX-950-NEXT: v_cndmask_b32_e64 v2, -1, 1, s[2:3]
161
161
; GFX-950-NEXT: v_add_u32_e32 v2, v6, v2
162
- ; GFX-950-NEXT: s_or_b64 vcc, s[0:1], vcc
162
+ ; GFX-950-NEXT: s_or_b64 vcc, vcc, s[0:1]
163
163
; GFX-950-NEXT: v_cndmask_b32_e32 v4, v2, v6, vcc
164
164
; GFX-950-NEXT: v_cvt_f64_f32_e32 v[2:3], v7
165
165
; GFX-950-NEXT: v_and_b32_e32 v8, 1, v7
@@ -168,7 +168,7 @@ define amdgpu_ps float @v_test_cvt_v2f64_v2bf16_v(<2 x double> %src) {
168
168
; GFX-950-NEXT: v_cmp_nlg_f64_e64 s[0:1], v[0:1], v[2:3]
169
169
; GFX-950-NEXT: v_cndmask_b32_e64 v0, -1, 1, s[2:3]
170
170
; GFX-950-NEXT: v_add_u32_e32 v0, v7, v0
171
- ; GFX-950-NEXT: s_or_b64 vcc, s[0:1], vcc
171
+ ; GFX-950-NEXT: s_or_b64 vcc, vcc, s[0:1]
172
172
; GFX-950-NEXT: v_cndmask_b32_e32 v0, v0, v7, vcc
173
173
; GFX-950-NEXT: v_cvt_pk_bf16_f32 v0, v0, v4
174
174
; GFX-950-NEXT: ; return to shader part epilog
0 commit comments