Skip to content

Commit e1c0cb8

Browse files
code clean up
1 parent 3c7dc4e commit e1c0cb8

File tree

3 files changed

+6
-5
lines changed

3 files changed

+6
-5
lines changed

llvm/lib/Target/SPIRV/MCTargetDesc/SPIRVInstPrinter.cpp

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -290,7 +290,7 @@ void SPIRVInstPrinter::printInst(const MCInst *MI, uint64_t Address,
290290
if (NumOps > NumFixedOps) {
291291
OS << ' ';
292292
printSymbolicOperand<OperandCategory::MemoryOperandOperand>(
293-
MI, NumOps - 1, OS);
293+
MI, NumOps - 1, OS);
294294
break;
295295
}
296296
break;

llvm/lib/Target/SPIRV/SPIRVBuiltins.cpp

Lines changed: 3 additions & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -2419,7 +2419,7 @@ static bool generatePipeInst(const SPIRV::IncomingCall *Call,
24192419
return buildPipeInst(Call, Opcode, Scope, MIRBuilder, GR);
24202420
}
24212421

2422-
static bool generatePredicatedLoadStoreInst(const SPIRV::IncomingCall *Call,
2422+
static bool generatePredicatedLoadStoreInst(const SPIRV::IncomingCall *Call,
24232423
MachineIRBuilder &MIRBuilder,
24242424
SPIRVGlobalRegistry *GR) {
24252425
const SPIRV::DemangledBuiltin *Builtin = Call->Builtin;
@@ -2429,14 +2429,14 @@ static bool generatePredicatedLoadStoreInst(const SPIRV::IncomingCall *Call,
24292429
bool IsSet = Opcode != SPIRV::OpPredicatedStoreINTEL;
24302430
unsigned ArgSz = Call->Arguments.size();
24312431
unsigned LiteralIdx = 0;
2432-
if(ArgSz > 3) {
2432+
if (ArgSz > 3) {
24332433
LiteralIdx = 3;
24342434
}
24352435

24362436
SmallVector<uint32_t, 1> ImmArgs;
24372437
MachineRegisterInfo *MRI = MIRBuilder.getMRI();
24382438
if (LiteralIdx > 0)
2439-
ImmArgs.push_back(getConstFromIntrinsic(Call->Arguments[LiteralIdx], MRI));
2439+
ImmArgs.push_back(getConstFromIntrinsic(Call->Arguments[LiteralIdx], MRI));
24402440
Register TypeReg = GR->getSPIRVTypeID(Call->ReturnType);
24412441
return buildOpFromWrapper(MIRBuilder, Opcode, Call,
24422442
IsSet ? TypeReg : Register(0), ImmArgs);

llvm/lib/Target/SPIRV/SPIRVCommandLine.cpp

Lines changed: 2 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -152,7 +152,8 @@ static const std::map<std::string, SPIRV::Extension::Extension, std::less<>>
152152
{"SPV_EXT_relaxed_printf_string_address_space",
153153
SPIRV::Extension::Extension::
154154
SPV_EXT_relaxed_printf_string_address_space},
155-
{"SPV_INTEL_predicated_io", SPIRV::Extension::Extension::SPV_INTEL_predicated_io}};
155+
{"SPV_INTEL_predicated_io",
156+
SPIRV::Extension::Extension::SPV_INTEL_predicated_io}};
156157

157158
bool SPIRVExtensionsParser::parse(cl::Option &O, StringRef ArgName,
158159
StringRef ArgValue,

0 commit comments

Comments
 (0)