Skip to content

Commit e3411e0

Browse files
committed
[AMDGPU] Fix 3495d04 MIR test
Needed to specify scratchRSrcReg and spreg in order to stop after prologepilog
1 parent bf01bb8 commit e3411e0

File tree

1 file changed

+5
-0
lines changed

1 file changed

+5
-0
lines changed

llvm/test/CodeGen/MIR/AMDGPU/spill-phys-vgprs.mir

Lines changed: 5 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -6,6 +6,11 @@
66
---
77
name: csr_sgpr_spill
88
tracksRegLiveness: true
9+
machineFunctionInfo:
10+
isEntryFunction: false
11+
scratchRSrcReg: '$sgpr0_sgpr1_sgpr2_sgpr3'
12+
stackPtrOffsetReg: '$sgpr32'
13+
hasSpilledSGPRs: true
914
body: |
1015
bb.0:
1116
S_NOP 0

0 commit comments

Comments
 (0)