Skip to content

Commit e59c824

Browse files
committed
[RISCV] Remove unused tablegen classes from unratified Zbp instructions. NFC
These weren't removed when we removed Zbp.
1 parent e994494 commit e59c824

File tree

2 files changed

+0
-28
lines changed

2 files changed

+0
-28
lines changed

llvm/lib/Target/RISCV/AsmParser/RISCVAsmParser.cpp

Lines changed: 0 additions & 4 deletions
Original file line numberDiff line numberDiff line change
@@ -1483,10 +1483,6 @@ bool RISCVAsmParser::MatchAndEmitInstruction(SMLoc IDLoc, unsigned &Opcode,
14831483
if (isRV64())
14841484
return generateImmOutOfRangeError(Operands, ErrorInfo, 1, (1 << 6) - 1);
14851485
return generateImmOutOfRangeError(Operands, ErrorInfo, 1, (1 << 5) - 1);
1486-
case Match_InvalidUImmLog2XLenHalf:
1487-
if (isRV64())
1488-
return generateImmOutOfRangeError(Operands, ErrorInfo, 0, (1 << 5) - 1);
1489-
return generateImmOutOfRangeError(Operands, ErrorInfo, 0, (1 << 4) - 1);
14901486
case Match_InvalidUImm1:
14911487
return generateImmOutOfRangeError(Operands, ErrorInfo, 0, (1 << 1) - 1);
14921488
case Match_InvalidUImm2:

llvm/lib/Target/RISCV/RISCVInstrInfoZb.td

Lines changed: 0 additions & 24 deletions
Original file line numberDiff line numberDiff line change
@@ -45,30 +45,6 @@ def riscv_clmul : SDNode<"RISCVISD::CLMUL", SDTIntBinOp>;
4545
def riscv_clmulh : SDNode<"RISCVISD::CLMULH", SDTIntBinOp>;
4646
def riscv_clmulr : SDNode<"RISCVISD::CLMULR", SDTIntBinOp>;
4747

48-
def UImmLog2XLenHalfAsmOperand : AsmOperandClass {
49-
let Name = "UImmLog2XLenHalf";
50-
let RenderMethod = "addImmOperands";
51-
let DiagnosticType = "InvalidUImmLog2XLenHalf";
52-
}
53-
54-
def shfl_uimm : RISCVOp, ImmLeaf<XLenVT, [{
55-
if (Subtarget->is64Bit())
56-
return isUInt<5>(Imm);
57-
return isUInt<4>(Imm);
58-
}]> {
59-
let ParserMatchClass = UImmLog2XLenHalfAsmOperand;
60-
let DecoderMethod = "decodeUImmOperand<5>";
61-
let OperandType = "OPERAND_UIMM_SHFL";
62-
let MCOperandPredicate = [{
63-
int64_t Imm;
64-
if (!MCOp.evaluateAsConstantImm(Imm))
65-
return false;
66-
if (STI.getTargetTriple().isArch64Bit())
67-
return isUInt<5>(Imm);
68-
return isUInt<4>(Imm);
69-
}];
70-
}
71-
7248
def BCLRXForm : SDNodeXForm<imm, [{
7349
// Find the lowest 0.
7450
return CurDAG->getTargetConstant(llvm::countr_one(N->getZExtValue()),

0 commit comments

Comments
 (0)