Skip to content

Commit e59e0b9

Browse files
RKSimontstellar
authored andcommitted
ARMFrameLowering.cpp - fix MSVC "result of 32-bit shift implicitly converted to 64 bits" warning. NFC.
(cherry picked from commit b206145)
1 parent 79e743f commit e59e0b9

File tree

1 file changed

+2
-2
lines changed

1 file changed

+2
-2
lines changed

llvm/lib/Target/ARM/ARMFrameLowering.cpp

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -363,7 +363,7 @@ static MachineBasicBlock::iterator insertSEH(MachineBasicBlock::iterator MBBI,
363363
MBBI->getOperand(3).getImm() == -4) {
364364
unsigned Reg = RegInfo->getSEHRegNum(MBBI->getOperand(1).getReg());
365365
MIB = BuildMI(MF, DL, TII.get(ARM::SEH_SaveRegs))
366-
.addImm(1 << Reg)
366+
.addImm(1ULL << Reg)
367367
.addImm(/*Wide=*/1)
368368
.setMIFlags(Flags);
369369
} else {
@@ -377,7 +377,7 @@ static MachineBasicBlock::iterator insertSEH(MachineBasicBlock::iterator MBBI,
377377
MBBI->getOperand(3).getImm() == 4) {
378378
unsigned Reg = RegInfo->getSEHRegNum(MBBI->getOperand(0).getReg());
379379
MIB = BuildMI(MF, DL, TII.get(ARM::SEH_SaveRegs))
380-
.addImm(1 << Reg)
380+
.addImm(1ULL << Reg)
381381
.addImm(/*Wide=*/1)
382382
.setMIFlags(Flags);
383383
} else {

0 commit comments

Comments
 (0)