Skip to content

Commit e766462

Browse files
committed
Fix comment formatting
Signed-off-by: John Lu <[email protected]>
1 parent 8eab35d commit e766462

File tree

1 file changed

+2
-2
lines changed

1 file changed

+2
-2
lines changed

llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -4162,7 +4162,7 @@ SDValue AMDGPUTargetLowering::performSraCombine(SDNode *N,
41624162
return SDValue();
41634163

41644164
// for C >= 32
4165-
// i64 (sra x, C) -> (build_pair (sra hi_32(x), C -32), sra hi_32(x), 31))
4165+
// i64 (sra x, C) -> (build_pair (sra hi_32(x), C - 32), sra hi_32(x), 31))
41664166

41674167
// On some subtargets, 64-bit shift is a quarter rate instruction. In the
41684168
// common case, splitting this into a move and a 32-bit shift is faster and
@@ -4279,7 +4279,7 @@ SDValue AMDGPUTargetLowering::performSrlCombine(SDNode *N,
42794279
return SDValue();
42804280

42814281
// for C >= 32
4282-
// i64 (srl x, C) -> (build_pair (srl hi_32(x), C -32), 0)
4282+
// i64 (srl x, C) -> (build_pair (srl hi_32(x), C - 32), 0)
42834283

42844284
// On some subtargets, 64-bit shift is a quarter rate instruction. In the
42854285
// common case, splitting this into a move and a 32-bit shift is faster and

0 commit comments

Comments
 (0)