@@ -77,8 +77,8 @@ define i16 @abd_ext_i16_i32(i16 %a, i32 %b) nounwind {
77
77
; CHECK-LABEL: abd_ext_i16_i32:
78
78
; CHECK: // %bb.0:
79
79
; CHECK-NEXT: and w8, w0, #0xffff
80
- ; CHECK-NEXT: subs w8, w1, w8
81
- ; CHECK-NEXT: cneg w0, w8, hs
80
+ ; CHECK-NEXT: subs w8, w8, w1
81
+ ; CHECK-NEXT: cneg w0, w8, hi
82
82
; CHECK-NEXT: ret
83
83
%aext = zext i16 %a to i64
84
84
%bext = zext i32 %b to i64
@@ -109,8 +109,8 @@ define i16 @abd_ext_i16_undef(i16 %a, i16 %b) nounwind {
109
109
define i32 @abd_ext_i32 (i32 %a , i32 %b ) nounwind {
110
110
; CHECK-LABEL: abd_ext_i32:
111
111
; CHECK: // %bb.0:
112
- ; CHECK-NEXT: subs w8, w1, w0
113
- ; CHECK-NEXT: cneg w0, w8, hs
112
+ ; CHECK-NEXT: subs w8, w0, w1
113
+ ; CHECK-NEXT: cneg w0, w8, hi
114
114
; CHECK-NEXT: ret
115
115
%aext = zext i32 %a to i64
116
116
%bext = zext i32 %b to i64
@@ -125,8 +125,8 @@ define i32 @abd_ext_i32_i16(i32 %a, i16 %b) nounwind {
125
125
; CHECK-LABEL: abd_ext_i32_i16:
126
126
; CHECK: // %bb.0:
127
127
; CHECK-NEXT: and w8, w1, #0xffff
128
- ; CHECK-NEXT: subs w8, w8, w0
129
- ; CHECK-NEXT: cneg w0, w8, hs
128
+ ; CHECK-NEXT: subs w8, w0, w8
129
+ ; CHECK-NEXT: cneg w0, w8, hi
130
130
; CHECK-NEXT: ret
131
131
%aext = zext i32 %a to i64
132
132
%bext = zext i16 %b to i64
@@ -140,8 +140,8 @@ define i32 @abd_ext_i32_i16(i32 %a, i16 %b) nounwind {
140
140
define i32 @abd_ext_i32_undef (i32 %a , i32 %b ) nounwind {
141
141
; CHECK-LABEL: abd_ext_i32_undef:
142
142
; CHECK: // %bb.0:
143
- ; CHECK-NEXT: subs w8, w1, w0
144
- ; CHECK-NEXT: cneg w0, w8, hs
143
+ ; CHECK-NEXT: subs w8, w0, w1
144
+ ; CHECK-NEXT: cneg w0, w8, hi
145
145
; CHECK-NEXT: ret
146
146
%aext = zext i32 %a to i64
147
147
%bext = zext i32 %b to i64
@@ -155,8 +155,8 @@ define i32 @abd_ext_i32_undef(i32 %a, i32 %b) nounwind {
155
155
define i64 @abd_ext_i64 (i64 %a , i64 %b ) nounwind {
156
156
; CHECK-LABEL: abd_ext_i64:
157
157
; CHECK: // %bb.0:
158
- ; CHECK-NEXT: subs x8, x1, x0
159
- ; CHECK-NEXT: cneg x0, x8, hs
158
+ ; CHECK-NEXT: subs x8, x0, x1
159
+ ; CHECK-NEXT: cneg x0, x8, hi
160
160
; CHECK-NEXT: ret
161
161
%aext = zext i64 %a to i128
162
162
%bext = zext i64 %b to i128
@@ -170,8 +170,8 @@ define i64 @abd_ext_i64(i64 %a, i64 %b) nounwind {
170
170
define i64 @abd_ext_i64_undef (i64 %a , i64 %b ) nounwind {
171
171
; CHECK-LABEL: abd_ext_i64_undef:
172
172
; CHECK: // %bb.0:
173
- ; CHECK-NEXT: subs x8, x1, x0
174
- ; CHECK-NEXT: cneg x0, x8, hs
173
+ ; CHECK-NEXT: subs x8, x0, x1
174
+ ; CHECK-NEXT: cneg x0, x8, hi
175
175
; CHECK-NEXT: ret
176
176
%aext = zext i64 %a to i128
177
177
%bext = zext i64 %b to i128
0 commit comments