Skip to content

Commit ea0b9ab

Browse files
committed
AMDGPU: Remove override of TargetInstrInfo::getRegClass
This should not be overridable and the special case hacks have been replaced with RegClassByHwMode
1 parent c16ce8f commit ea0b9ab

File tree

2 files changed

+0
-17
lines changed

2 files changed

+0
-17
lines changed

llvm/lib/Target/AMDGPU/SIInstrInfo.cpp

Lines changed: 0 additions & 13 deletions
Original file line numberDiff line numberDiff line change
@@ -6021,19 +6021,6 @@ SIInstrInfo::getWholeWaveFunctionSetup(MachineFunction &MF) const {
60216021
llvm_unreachable("Couldn't find SI_SETUP_WHOLE_WAVE_FUNC instruction");
60226022
}
60236023

6024-
// FIXME: This should not be an overridable function. All subtarget dependent
6025-
// operand modifications should go through isLookupRegClassByHwMode in the
6026-
// generic handling.
6027-
const TargetRegisterClass *
6028-
SIInstrInfo::getRegClass(const MCInstrDesc &TID, unsigned OpNum,
6029-
const TargetRegisterInfo *TRI) const {
6030-
if (OpNum >= TID.getNumOperands())
6031-
return nullptr;
6032-
const MCOperandInfo &OpInfo = TID.operands()[OpNum];
6033-
int16_t RegClass = getOpRegClassID(OpInfo);
6034-
return RegClass < 0 ? nullptr : RI.getRegClass(RegClass);
6035-
}
6036-
60376024
const TargetRegisterClass *SIInstrInfo::getOpRegClass(const MachineInstr &MI,
60386025
unsigned OpNo) const {
60396026
const MCInstrDesc &Desc = get(MI.getOpcode());

llvm/lib/Target/AMDGPU/SIInstrInfo.h

Lines changed: 0 additions & 4 deletions
Original file line numberDiff line numberDiff line change
@@ -1576,10 +1576,6 @@ class SIInstrInfo final : public AMDGPUGenInstrInfo {
15761576
/// Return true if this opcode should not be used by codegen.
15771577
bool isAsmOnlyOpcode(int MCOp) const;
15781578

1579-
const TargetRegisterClass *
1580-
getRegClass(const MCInstrDesc &TID, unsigned OpNum,
1581-
const TargetRegisterInfo *TRI) const override;
1582-
15831579
void fixImplicitOperands(MachineInstr &MI) const;
15841580

15851581
MachineInstr *foldMemoryOperandImpl(MachineFunction &MF, MachineInstr &MI,

0 commit comments

Comments
 (0)