Skip to content

Commit ea2c1af

Browse files
authored
Update RISCVSystemOperands.td
1 parent e41e745 commit ea2c1af

File tree

1 file changed

+2
-0
lines changed

1 file changed

+2
-0
lines changed

llvm/lib/Target/RISCV/RISCVSystemOperands.td

Lines changed: 2 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -158,6 +158,7 @@ def : SysReg<"hip", 0x644>;
158158
def : SysReg<"hvip", 0x645>;
159159
def : SysReg<"htinst", 0x64A>;
160160
def : SysReg<"hgeip", 0xE12>;
161+
let isRV32Only = 1 in
161162
def : SysReg<"hedelegh", 0x612>;
162163

163164
//===----------------------------------------------------------------------===//
@@ -240,6 +241,7 @@ def : SysReg<"mbadaddr", 0x343>;
240241
def : SysReg<"mip", 0x344>;
241242
def : SysReg<"mtinst", 0x34A>;
242243
def : SysReg<"mtval2", 0x34B>;
244+
let isRV32Only = 1 in
243245
def : SysReg<"medelegh", 0x312>;
244246

245247
//===----------------------------------------------------------------------===//

0 commit comments

Comments
 (0)