We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent e41e745 commit ea2c1afCopy full SHA for ea2c1af
llvm/lib/Target/RISCV/RISCVSystemOperands.td
@@ -158,6 +158,7 @@ def : SysReg<"hip", 0x644>;
158
def : SysReg<"hvip", 0x645>;
159
def : SysReg<"htinst", 0x64A>;
160
def : SysReg<"hgeip", 0xE12>;
161
+let isRV32Only = 1 in
162
def : SysReg<"hedelegh", 0x612>;
163
164
//===----------------------------------------------------------------------===//
@@ -240,6 +241,7 @@ def : SysReg<"mbadaddr", 0x343>;
240
241
def : SysReg<"mip", 0x344>;
242
def : SysReg<"mtinst", 0x34A>;
243
def : SysReg<"mtval2", 0x34B>;
244
245
def : SysReg<"medelegh", 0x312>;
246
247
0 commit comments