@@ -288,17 +288,6 @@ def ReadOnly : DXILAttribute;
288288def NoDuplicate : DXILAttribute;
289289def NoReturn : DXILAttribute;
290290
291- // A property is simply used to mark that a DXIL op belongs to a sub-group of
292- // DXIL ops, and it is used to query if a particular op holds this property.
293- // This is used for the static analysis of DXIL ops.
294- class DXILProperty;
295-
296- def IsBarrier : DXILProperty;
297- def IsGradient : DXILProperty;
298- def IsFeedback : DXILProperty;
299- def IsWave : DXILProperty;
300- def RequiresUniformInputs : DXILProperty;
301-
302291class Overloads<Version ver, list<DXILOpParamType> ols> {
303292 Version dxil_version = ver;
304293 list<DXILOpParamType> overload_types = ols;
@@ -406,9 +395,6 @@ class DXILOp<int opcode, DXILOpClass opclass> {
406395
407396 // Versioned attributes of operation
408397 list<Attributes> attributes = [];
409-
410- // List of properties. Default to no properties.
411- list<DXILProperty> properties = [];
412398}
413399
414400// Concrete definitions of DXIL Operations
@@ -898,7 +884,6 @@ def Barrier : DXILOp<80, barrier> {
898884 let result = VoidTy;
899885 let stages = [Stages<DXIL1_0, [compute, library]>];
900886 let attributes = [Attributes<DXIL1_0, []>];
901- let properties = [IsBarrier];
902887}
903888
904889def Discard : DXILOp<82, discard> {
@@ -974,7 +959,6 @@ def WaveIsFirstLane : DXILOp<110, waveIsFirstLane> {
974959 let arguments = [];
975960 let result = Int1Ty;
976961 let stages = [Stages<DXIL1_0, [all_stages]>];
977- let properties = [IsWave];
978962}
979963
980964def WaveGetLaneIndex : DXILOp<111, waveGetLaneIndex> {
@@ -984,7 +968,6 @@ def WaveGetLaneIndex : DXILOp<111, waveGetLaneIndex> {
984968 let result = Int32Ty;
985969 let stages = [Stages<DXIL1_0, [all_stages]>];
986970 let attributes = [Attributes<DXIL1_0, [ReadOnly]>];
987- let properties = [IsWave];
988971}
989972
990973def WaveActiveAnyTrue : DXILOp<113, waveAnyTrue> {
@@ -994,7 +977,6 @@ def WaveActiveAnyTrue : DXILOp<113, waveAnyTrue> {
994977 let arguments = [Int1Ty];
995978 let result = Int1Ty;
996979 let stages = [Stages<DXIL1_0, [all_stages]>];
997- let properties = [IsWave];
998980}
999981
1000982def WaveActiveAllTrue : DXILOp<114, waveAllTrue> {
@@ -1004,7 +986,6 @@ def WaveActiveAllTrue : DXILOp<114, waveAllTrue> {
1004986 let arguments = [Int1Ty];
1005987 let result = Int1Ty;
1006988 let stages = [Stages<DXIL1_0, [all_stages]>];
1007- let properties = [IsWave];
1008989}
1009990
1010991def WaveReadLaneAt : DXILOp<117, waveReadLaneAt> {
@@ -1015,7 +996,6 @@ def WaveReadLaneAt : DXILOp<117, waveReadLaneAt> {
1015996 let overloads = [Overloads<
1016997 DXIL1_0, [HalfTy, FloatTy, DoubleTy, Int1Ty, Int16Ty, Int32Ty, Int64Ty]>];
1017998 let stages = [Stages<DXIL1_0, [all_stages]>];
1018- let properties = [IsWave];
1019999}
10201000
10211001def WaveActiveOp : DXILOp<119, waveActiveOp> {
@@ -1058,7 +1038,6 @@ def WaveAllBitCount : DXILOp<135, waveAllOp> {
10581038 let arguments = [Int1Ty];
10591039 let result = Int32Ty;
10601040 let stages = [Stages<DXIL1_0, [all_stages]>];
1061- let properties = [IsWave];
10621041}
10631042
10641043def RawBufferLoad : DXILOp<139, rawBufferLoad> {
0 commit comments