We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 3604206 commit f0b231fCopy full SHA for f0b231f
llvm/lib/Target/AMDGPU/SOPInstructions.td
@@ -206,7 +206,6 @@ class DivergentBinFrag<SDPatternOperator Op> : PatFrag <
206
// trivially true predicate to eliminate the check.
207
let GISelPredicateCode = [{return true;}];
208
}
209
-
210
let isMoveImm = 1 in {
211
let isReMaterializable = 1, isAsCheapAsAMove = 1 in {
212
def S_MOV_B32 : SOP1_32 <"s_mov_b32">;
0 commit comments