Skip to content

Commit f1f3160

Browse files
hstk30-hwhstk30-hw
authored
[RegAlloc][AArch64] Add test case for terminal rule. NFC (#170035)
Add testcase for terminal rule(#169219)
1 parent d5b3ba6 commit f1f3160

File tree

1 file changed

+136
-0
lines changed

1 file changed

+136
-0
lines changed

‎llvm/test/CodeGen/AArch64/apply-terminal-rule.mir‎

Lines changed: 136 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,136 @@
1+
# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py UTC_ARGS: --version 6
2+
# RUN: llc -mtriple=aarch64 -run-pass=register-coalescer -terminal-rule=1 -o - %s | FileCheck %s
3+
4+
# Apply terminal rule for: %5
5+
--- |
6+
@A = external dso_local global [100 x i32], align 4
7+
8+
define i32 @test(i32 %n) {
9+
entry:
10+
%cmp63 = icmp sgt i32 %n, 0
11+
br i1 %cmp63, label %for.body.preheader, label %for.cond.cleanup
12+
13+
for.body.preheader: ; preds = %entry
14+
%0 = load i32, i32* getelementptr inbounds ([100 x i32], [100 x i32]* @A, i64 0, i64 0), align 4
15+
br label %for.body
16+
17+
for.cond.cleanup: ; preds = %for.body, %entry
18+
%sum.0.lcssa = phi i32 [ %n, %entry ], [ %div, %for.body ]
19+
ret i32 %sum.0.lcssa
20+
21+
for.body: ; preds = %for.body, %for.body.preheader
22+
%lsr.iv = phi i32 [ %n, %for.body.preheader ], [ %lsr.iv.next, %for.body ]
23+
%sum.065 = phi i32 [ %div, %for.body ], [ %n, %for.body.preheader ]
24+
%call = tail call i32 @_Z3usei(i32 %0)
25+
%div = sdiv i32 %sum.065, %call
26+
%lsr.iv.next = add i32 %lsr.iv, -1
27+
%exitcond.not = icmp eq i32 %lsr.iv.next, 0
28+
br i1 %exitcond.not, label %for.cond.cleanup, label %for.body
29+
}
30+
31+
declare i32 @_Z3usei(i32)
32+
33+
...
34+
---
35+
name: test
36+
alignment: 4
37+
tracksRegLiveness: true
38+
liveins:
39+
- { reg: '$w0', virtual-reg: '%6' }
40+
frameInfo:
41+
maxAlignment: 1
42+
adjustsStack: true
43+
hasCalls: true
44+
maxCallFrameSize: 0
45+
machineFunctionInfo: {}
46+
body: |
47+
; CHECK-LABEL: name: test
48+
; CHECK: bb.0.entry:
49+
; CHECK-NEXT: successors: %bb.1(0x50000000), %bb.4(0x30000000)
50+
; CHECK-NEXT: liveins: $w0
51+
; CHECK-NEXT: {{ $}}
52+
; CHECK-NEXT: [[COPY:%[0-9]+]]:gpr32common = COPY $w0
53+
; CHECK-NEXT: dead $wzr = SUBSWri [[COPY]], 1, 0, implicit-def $nzcv
54+
; CHECK-NEXT: Bcc 10, %bb.1, implicit killed $nzcv
55+
; CHECK-NEXT: B %bb.4
56+
; CHECK-NEXT: {{ $}}
57+
; CHECK-NEXT: bb.1.for.body.preheader:
58+
; CHECK-NEXT: successors: %bb.3(0x80000000)
59+
; CHECK-NEXT: {{ $}}
60+
; CHECK-NEXT: [[ADRP:%[0-9]+]]:gpr64common = ADRP target-flags(aarch64-page) @A
61+
; CHECK-NEXT: [[LDRWui:%[0-9]+]]:gpr32 = LDRWui [[ADRP]], target-flags(aarch64-pageoff, aarch64-nc) @A :: (dereferenceable load (s32) from @A)
62+
; CHECK-NEXT: [[COPY1:%[0-9]+]]:gpr32common = COPY [[COPY]]
63+
; CHECK-NEXT: B %bb.3
64+
; CHECK-NEXT: {{ $}}
65+
; CHECK-NEXT: bb.2.for.cond.cleanup:
66+
; CHECK-NEXT: $w0 = COPY [[COPY]]
67+
; CHECK-NEXT: RET_ReallyLR implicit $w0
68+
; CHECK-NEXT: {{ $}}
69+
; CHECK-NEXT: bb.3.for.body:
70+
; CHECK-NEXT: successors: %bb.2(0x04000000), %bb.3(0x7c000000)
71+
; CHECK-NEXT: {{ $}}
72+
; CHECK-NEXT: ADJCALLSTACKDOWN 0, 0, implicit-def dead $sp, implicit $sp
73+
; CHECK-NEXT: $w0 = COPY [[LDRWui]]
74+
; CHECK-NEXT: BL @_Z3usei, csr_aarch64_aapcs, implicit-def dead $lr, implicit $sp, implicit $w0, implicit-def $sp, implicit-def $w0
75+
; CHECK-NEXT: ADJCALLSTACKUP 0, 0, implicit-def dead $sp, implicit $sp
76+
; CHECK-NEXT: [[COPY2:%[0-9]+]]:gpr32 = COPY $w0
77+
; CHECK-NEXT: [[COPY:%[0-9]+]]:gpr32common = SDIVWr [[COPY]], [[COPY2]]
78+
; CHECK-NEXT: [[COPY1:%[0-9]+]]:gpr32common = SUBSWri [[COPY1]], 1, 0, implicit-def $nzcv
79+
; CHECK-NEXT: Bcc 0, %bb.2, implicit killed $nzcv
80+
; CHECK-NEXT: B %bb.3
81+
; CHECK-NEXT: {{ $}}
82+
; CHECK-NEXT: bb.4:
83+
; CHECK-NEXT: successors: %bb.2(0x80000000)
84+
; CHECK-NEXT: {{ $}}
85+
; CHECK-NEXT: B %bb.2
86+
bb.0.entry:
87+
successors: %bb.1(0x50000000), %bb.4(0x30000000)
88+
liveins: $w0
89+
90+
%0:gpr32common = COPY $w0
91+
dead $wzr = SUBSWri %0:gpr32common, 1, 0, implicit-def $nzcv
92+
Bcc 10, %bb.1, implicit killed $nzcv
93+
B %bb.4
94+
95+
bb.1.for.body.preheader:
96+
successors: %bb.3(0x80000000)
97+
98+
%1:gpr64common = ADRP target-flags(aarch64-page) @A
99+
%2:gpr32 = LDRWui %1:gpr64common, target-flags(aarch64-pageoff, aarch64-nc) @A :: (dereferenceable load (s32) from `i32* getelementptr inbounds ([100 x i32], [100 x i32]* @A, i64 0, i64 0)`)
100+
%3:gpr32all = COPY %2:gpr32
101+
%4:gpr32sp = COPY %0:gpr32common
102+
%5:gpr32 = COPY %0:gpr32common
103+
B %bb.3
104+
105+
bb.2.for.cond.cleanup:
106+
%6:gpr32all = COPY %7:gpr32all
107+
$w0 = COPY %6:gpr32all
108+
RET_ReallyLR implicit $w0
109+
110+
bb.3.for.body:
111+
successors: %bb.2(0x04000000), %bb.3(0x7c000000)
112+
113+
%8:gpr32 = COPY %5:gpr32
114+
%9:gpr32sp = COPY %4:gpr32sp
115+
ADJCALLSTACKDOWN 0, 0, implicit-def dead $sp, implicit $sp
116+
$w0 = COPY %3:gpr32all
117+
BL @_Z3usei, csr_aarch64_aapcs, implicit-def dead $lr, implicit $sp,implicit killed $w0, implicit-def $sp, implicit-def $w0
118+
ADJCALLSTACKUP 0, 0, implicit-def dead $sp, implicit $sp
119+
%10:gpr32 = COPY $w0
120+
%11:gpr32 = SDIVWr %8:gpr32, %10:gpr32
121+
%12:gpr32all = COPY %11:gpr32
122+
%13:gpr32 = SUBSWri %9:gpr32sp, 1, 0, implicit-def $nzcv
123+
%14:gpr32all = COPY %13:gpr32
124+
%7:gpr32all = COPY %12:gpr32all
125+
%4:gpr32sp = COPY %14:gpr32all
126+
%5:gpr32 = COPY %12:gpr32all
127+
Bcc 0, %bb.2, implicit killed $nzcv
128+
B %bb.3
129+
130+
bb.4:
131+
successors: %bb.2(0x80000000)
132+
133+
%7:gpr32all = COPY %0:gpr32common
134+
B %bb.2
135+
136+
...

0 commit comments

Comments
 (0)