Skip to content

Commit f1fc74b

Browse files
committed
update XeGPU doc
1 parent b5fec0b commit f1fc74b

File tree

1 file changed

+14
-3
lines changed

1 file changed

+14
-3
lines changed

mlir/include/mlir/Dialect/XeGPU/IR/XeGPUDialect.td

Lines changed: 14 additions & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -16,9 +16,20 @@ def XeGPU_Dialect : Dialect {
1616
let cppNamespace = "::mlir::xegpu";
1717
let summary = "The XeGPU dialect that models Intel GPU's ISA";
1818
let description = [{
19-
The XeGPU dialect models Intel Xe ISA semantics but works at vector and
20-
TensorDesc data type. It provides 1:1 mappings to match Xe instructions
21-
like DPAS and 2D block load.
19+
The XeGPU dialect closely models a subset of the Xe GPU's ISA, providing an
20+
abstraction to support high-performance GEMM code generation. It serves as a
21+
bridge dialect in the MLIR gradual lowering process, working with MLIR memref
22+
and vector types, and complements the Arith, Math, Vector, and Memref dialects.
23+
XeGPU operations are introduced for special Xe instructions not modeled by the
24+
LLVM/SPIR-V dialect, such as DPAS and 2D block load and store.
25+
26+
It supports a tile-based programming model, decomposing the GEMM kernel into
27+
large predefined tile sizes at the subgroup and workgroup levels. XeGPU allows
28+
the high-level GEMM algorithm to be easily expressed. Underneath, it uses
29+
target-specific recipes and hardware features to achieve optimal performance
30+
on specific hardware. By decomposing GEMM at submatrix granularity and mapping it
31+
to registers, it naturally supports optimizations like fusing with neighboring
32+
operations.
2233
}];
2334

2435
let dependentDialects = ["arith::ArithDialect"];

0 commit comments

Comments
 (0)