We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 758593b commit f5edfbbCopy full SHA for f5edfbb
llvm/lib/Target/AMDGPU/GCNSchedStrategy.cpp
@@ -1115,6 +1115,8 @@ void RewriteScheduleStage::findReachingUses(
1115
1116
bool RewriteScheduleStage::initGCNSchedStage() {
1117
const GCNSubtarget &ST = MF.getSubtarget<GCNSubtarget>();
1118
+ if (!ST.hasGFX90AInsts() || MFI.getMinWavesPerEU() > 1)
1119
+ return false;
1120
1121
RegionsWithExcessArchVGPR.resize(DAG.Regions.size());
1122
RegionsWithExcessArchVGPR.reset();
@@ -1124,7 +1126,7 @@ bool RewriteScheduleStage::initGCNSchedStage() {
1124
1126
RegionsWithExcessArchVGPR[Region] = true;
1125
1127
}
1128
- if (!ST.hasGFX90AInsts() || RegionsWithExcessArchVGPR.none())
1129
+ if (RegionsWithExcessArchVGPR.none())
1130
return false;
1131
1132
TII = ST.getInstrInfo();
0 commit comments