Skip to content

Commit f67d8dd

Browse files
committed
fixup! clang-format
1 parent b0fa117 commit f67d8dd

File tree

1 file changed

+2
-1
lines changed

1 file changed

+2
-1
lines changed

llvm/lib/CodeGen/SelectionDAG/LegalizeVectorTypes.cpp

Lines changed: 2 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -3269,7 +3269,8 @@ void DAGTypeLegalizer::SplitVecRes_VP_SPLICE(SDNode *N, SDValue &Lo,
32693269
SDValue TrailingBytes = DAG.getConstant(TrailingElts * EltWidth, DL, PtrVT);
32703270

32713271
// Make sure TrailingBytes doesn't exceed the size of vec1.
3272-
TrailingBytes = DAG.getNode(ISD::UMIN, DL, PtrVT, TrailingBytes, OffsetToV2);
3272+
TrailingBytes =
3273+
DAG.getNode(ISD::UMIN, DL, PtrVT, TrailingBytes, OffsetToV2);
32733274

32743275
// Calculate the start address of the spliced result.
32753276
StackPtr2 = DAG.getNode(ISD::SUB, DL, PtrVT, StackPtr2, TrailingBytes);

0 commit comments

Comments
 (0)